全环绕栅极场效应晶体管的I-V模型紧凑建模

王诗淳, 冯俊杰, 张保钦, 韩玉杰, 徐传忠, 曾霞, 于飞

集成电路与嵌入式系统 ›› 2024, Vol. 24 ›› Issue (10) : 9-18.

PDF(8690 KB)
PDF(8690 KB)
集成电路与嵌入式系统 ›› 2024, Vol. 24 ›› Issue (10) : 9-18. DOI: 10.20193/j.ices2097-4191.2024.0022
研究论文

全环绕栅极场效应晶体管的I-V模型紧凑建模

作者信息 +

Compact modeling of I-V model for gate-all-around field effect transistors

Author information +
文章历史 +

摘要

基于表面电势提出了一种无结型全环绕栅极场效应晶体管的I-V模型。以一维泊松方程为基础,结合相应的边界条件,采用四阶龙格库塔算法对两个解析模型中基于物理原理的非线性超越方程组依次求解,建立了表面电势、中点电势与栅极电压相关的数值模型。随后,根据数值模型中以中间参数形式表示的表面电势结果,利用Pao-Sah积分推导出全环绕栅极场效应晶体管的漏极电流。所提出的I-V模型结果与数值和实验数据均显示出良好的一致性,验证了该建模方法用于全环绕栅极场效应晶体管的可行性。此外,该方法实现了解析模型与数值模型的结合,在精度和效率之间实现了很好的平衡。

Abstract

A surface-potential-based I-V model for junctionless gate-all-around transistors is presented in this paper. Based on the one-dimensional poisson equation, combined with the corresponding boundary conditions, the nonlinear system of transcendental equations based on physical principles in two analytical models is sequentially solved using the Runge-Kutta algorithm, establishing the numerical models of the surface potential, midpoint potential, and gate pressure. Subsequently, Pao-Sah integration is used to derive the drain current of gate-all-around field effect transistors through the results of the surface potential expressed in form of the intermediate parameter. The proposed physics-based I-V model results exhibit good agreements with numerical and experimental data, validating the feasibility of the modeling approach for gate-all-around field effect transistors. Moreover, this method realizes the combination of analytical and numerical models and achieves a good balance between accuracy and efficiency.

关键词

无结型全环绕栅极场效应晶体管 / I-V模型 / 表面电势 / Pao-Sah模型

Key words

junctionless gate-all-around transistors / I-V model / surface potential / Pao-Sah model

引用本文

导出引用
王诗淳, 冯俊杰, 张保钦, . 全环绕栅极场效应晶体管的I-V模型紧凑建模[J]. 集成电路与嵌入式系统. 2024, 24(10): 9-18 https://doi.org/10.20193/j.ices2097-4191.2024.0022
WANG Shichun, FENG Junjie, ZHANG Baoqin, et al. Compact modeling of I-V model for gate-all-around field effect transistors[J]. Integrated Circuits and Embedded Systems. 2024, 24(10): 9-18 https://doi.org/10.20193/j.ices2097-4191.2024.0022
中图分类号: TP211 (一般自动化元件、部件)   

参考文献

[1]
H TAKATO. High performance CMOS surrounding gate transistor (SGT) for ultra high density LSIs[C]// 1988 International Electron Devices Meeting,San Francisco,USA, 1988:222-225.
[2]
HU W, LI F. Scaling Beyond Scaling Beyond 7nm Node: An Overview of Gate-All-Around FETs[C]// 2021 9th International Symposium on Next Generation Electronics (ISNE).Changsha,China, 2021: 1-6.
[3]
E GNANI, A GNUDI, S REGGIANI, et al. Numerical investigation on the junctionless nanowire FET[J]. Solid-State Electrons, 2012(71):13-18.
[4]
E Gnani, A Gnudi, S Reggiani, et al. Theory of the junctionless nanowire FET[J]. IEEE Trans. Electron Device, 2011, 58(9):2903-2910.
[5]
DUARTE J P, CHOI S J, MOON D I, et al. A Nonpiecewise Model for Long-Channel Junctionless Cylindrical Nanowire FETs[J]. Electron Device Letters,IEEE, 2012, 33(2):155-157.DOI:10.1109/LED.2011.2174770.
[6]
F LIME, O MOLDOVAN, B INIGUEZ. A Compact Explicit Model for Long-Channel Gate-All-Around Junctionless MOSFETs. Part I: DC Characteristics[J]. IEEE Trans. Electron Devices, 2014, 61(9):3036-3041.
[7]
F LIME, O MOLDOVAN, B INIGUEZ. A Compact Explicit Model for Long-Channel Gate-All-Around Junctionless MOSFETs. Part II: Total Charges and Intrinsic Capacitance Characteristics[J]. IEEE Trans. Electron Devices, 2014, 61(9):3042-3046.
[8]
YU F, DENG W, HUANG J, et al. An Explicit Physics-Based I-V Model for Surrounding-Gate Polysilicon Transistors[J]. IEEE Trans. Electron Devices, 2016, 63(3):1059-1065.
[9]
YU F, DENG W, HUANG J, et al. A Physics-Based Compact Model for Symmetrical Double-Gate Polysilicon Thin-Film Transistors[J]. IEEE Trans. Electron Devices. 2017, 64(5):2221-2227.
[10]
J WERNER, M PEISL. Exponential band tails in polycrystalline semiconductor films[J]. Phys. Rev. B., Condenes. Matter. Phys., 1985, 31(10):6881-6883.
[11]
H C PAO, C T SAH. Effects of diffusion current on characteristics of metal-oxide (insulator)-semiconductor transistors[J]. Solid-State Electron., 1966, 9(10):927-937.
[12]
J R BREWS. A charge-sheet model of the MOSFET[J]. Solid-State Electron., 1978, 21(2):345-355.
[13]
SEON, YOONGEUN. Analytical Current-Voltage Model for Gate-All-Around Transistor with Poly-Crystalline Silicon Channel[J]. ELECTRONICS, 2019, 8(9):988-988.
[14]
A Nurhakim, N Ismail, H M Saputra, et al. Modified Fourth-Order Runge-Kutta Method Based on Trapezoid Approach[C]// 2018 4th International Conference on Wireless and Telematics (ICWT),Nusa Dua,Bali,Indonesia, 2018: 1-5.
[15]
J M SALLESE, N CHEVILLON, F PRÉGALDINY, et al. The Equivalent-Thickness Concept for Doped Symmetric DG MOSFETs[J]. IEEE Transactions on Electron Devices, 2010, 57(11):2917-2924.
[16]
许杰, 张宇, 朱宸, 等. 一种基于非迭代数值计算的光伏电池参数辨识方法[P], 2023.
XU J, ZHANG Y, ZHU CH, et al. A photovoltaic cell parameter identification method based on non iterative numerical calculation[P], 2023(in Chinese).
[17]
YU F, MA X, DENG W, et al. A surface-potential-based drain current compact model for a-InGaZnO thin-film transistors in Non-Degenerate conduction regime[J]. Solid-State Electronics, 2017(137):38-43.
[18]
Yu F, Xu C, Huang G. A Surface-Potential-Based Drain Current Compact Model of Dynamic-Depletion Polysilicon Thin-Film Transistors[J]. IEEE Transactions on Electron Devices, 2018(11):4875-4882.
[19]
DEY, T P DASH, S DAS, et al. Gate-All-Around Si-Nanowire Transistors: Simulation at Nanoscale[C]// 2018 IEEE Electron Devices Kolkata Conference (EDKCON).Kolkata,India, 2018:137-141.

基金

国家自然科学基金面上项目(62374046)
福建省自然科学基金面上项目(2023J01111)
福建省自然科学基金面上项目(2022J01293)

编辑: 薛士然
PDF(8690 KB)

Accesses

Citation

Detail

段落导航
相关文章

/