国产化叠层电容工艺的失效机理与可靠性研究

王烁, 王静, 琚安安, 赵容, 孔泽斌

集成电路与嵌入式系统 ›› 2025, Vol. 25 ›› Issue (1) : 29-33.

PDF(5821 KB)
PDF(5821 KB)
集成电路与嵌入式系统 ›› 2025, Vol. 25 ›› Issue (1) : 29-33. DOI: 10.20193/j.ices2097-4191.2024.0067
航天元器件可靠性研究专栏

国产化叠层电容工艺的失效机理与可靠性研究

作者信息 +

Failure mechanism and reliability study of domestic stacked capacitor processes

Author information +
文章历史 +

摘要

通过对国产运算放大器的一项失效分析研究,揭示了由于工艺变更引起的叠层MIS电容短路是导致器件失效的主要原因。在低电场条件下,电容表现正常,但在高电场条件下,由于Fowler-Nordheim隧穿效应,热电子碰撞引发的缺陷积累最终导致了电容的短路失效。通过Sentaurus TCAD仿真分析,验证了界面掺杂原子浓度差异对氧化层生长速率的影响,并提出了相应的工艺改进建议,进而提升国产芯片的可靠性。

Abstract

This work presents a failure analysis study on domestic operational amplifiers, revealing that the main cause of device failure is the short circuit of stacked MIS capacitors induced by process changes. Under low electric fields, the capacitors perform normally, but under high electric fields, Fowler-Nordheim tunneling and defect accumulation caused by hot electron collisions ultimately lead to capacitor short circuits. Using Sentaurus TCAD simulations, we verified the impact of doping atom concentration differences at the interface on the oxide layer growth rate and proposed process improvement recommendations to enhance the reliability of domestic chips.

关键词

失效分析 / 多晶硅氧化 / 国产化工艺 / 掺杂扩散 / 电容击穿 / Sentauru TCAD仿真

Key words

failure analysis / polysilicon oxidation / domestic processes / dopant diffusion / capacitor breakdown / Sentaurus TCAD simulation

引用本文

导出引用
王烁, 王静, 琚安安, . 国产化叠层电容工艺的失效机理与可靠性研究[J]. 集成电路与嵌入式系统. 2025, 25(1): 29-33 https://doi.org/10.20193/j.ices2097-4191.2024.0067
WANG Shuo, WANG Jing, JU An'an, et al. Failure mechanism and reliability study of domestic stacked capacitor processes[J]. Integrated Circuits and Embedded Systems. 2025, 25(1): 29-33 https://doi.org/10.20193/j.ices2097-4191.2024.0067
中图分类号: TN305.5 (氧化层生长)   

参考文献

[1]
ABERLE A G. Surface passivation of crystalline silicon solar cells:a review[J]. Prog Photovoltaics Res Appl, 2000, 8(5):473-487.
[2]
BASSETT R K. To the digital age:Research labs,start-up companies, and the rise of MOS technology[M]. JHU Press, 2003.
[3]
NIEWELT T, SCHöN J, WARTA W, et al. Degradation of Crystalline Silicon Due to Boron-Oxygen Defects[J]. IEEE J Photovoltaics, 2017, 7(1):383-398.
[4]
MOHAPATRA N R, DESAI M P, NARENDRA S G, et al. The effect of high-K gate dielectrics on deep submicrometer CMOS device and circuit performance[J]. IEEE Trans Electron Devices, 2002, 49(5):826-831.
[5]
INOUE K, YANO F, NISHIDA A, et al. Dopant distribution in gate electrode of n-and p-type metal-oxide-semiconductor field effect transistor by laser-assisted atom probe[J]. Appl Phys Lett, 2009, 95(4).
[6]
TANAKA H. Limitation current in Si3N4/SiO2 stacked dielectric films[J]. Appl Surf Sci, 1999, 147(1):222-227.
[7]
LENZLINGER M, SNOW E H. Fowler-Nordheim Tunneling into Thermally Grown SiO2[J]. J Appl Phys, 1969, 40(1):278-83.
[8]
HO C P, PLUMMER J D, MEINDL J D, et al. Thermal Oxidation of Heavily Phosphorus‐Doped Silicon[J]. J Electrochem Soc, 1978, 125(4):665.

编辑: 薛士然
PDF(5821 KB)

Accesses

Citation

Detail

段落导航
相关文章

/