应用于生物阻抗测量的24位三阶四比特单环前馈增量式Σ-Δ ADC

孙傲然, 陈长欢, 陈阳, 孙权, 张杰, 王晓飞, 张鸿

集成电路与嵌入式系统 ›› 2025, Vol. 25 ›› Issue (2) : 1-10.

PDF(5213 KB)
PDF(5213 KB)
集成电路与嵌入式系统 ›› 2025, Vol. 25 ›› Issue (2) : 1-10. DOI: 10.20193/j.ices2097-4191.2024.0076
生物医疗芯片与系统研究专栏

应用于生物阻抗测量的24位三阶四比特单环前馈增量式Σ-Δ ADC

作者信息 +

A 24-bit incremental sigma-delta ADC with a 3rd-order, 4-bit single-loop feedforward structure for bioimpedance measurement

Author information +
文章历史 +

摘要

生物阻抗测量技术是各种新兴医疗仪器进行医学诊断、健康监测的重要手段,而高精度的读出电路是实现精确诊断的关键。传统生物阻抗测量系统的读出电路常采用逐次逼近模/数转换器(SAR ADC)实现,在不采用校准算法时,其精度通常不超过12位,无法满足日益提高的生物阻抗读出精度要求。针对该问题,设计了一款面向生物阻抗信号测量的24位增量式Σ-Δ ADC,采用三阶四比特单环前馈结构,在降低量化噪声的同时加快转换速度。在设计中使用数据加权平均(DWA)技术,降低了多比特反馈数/模转换器(DAC)失配引起的非线性,显著提升ADC精度;采用系统级斩波消除ADC前端系统失调。另外,本文采用了可配置的数字滤波器设计,通过配置不同的过采样率(OSR)可实现测量时间与输出精度的灵活折衷。采用180 nm工艺对该ADC进行流片验证,测试结果表明,在128个时钟周期的测量时长条件下(等效为128倍过采样率),ADC的有效位数达到17.8位,信噪比为108.9 dB,总谐波失真为-113.3 dB,等效输入RMS噪声为2.95 μVRMS,工作时整体功耗为930 μW。

Abstract

Bioimpedance measurement technology serves as a vital tool for medical diagnosis and health monitoring in various emerging medical instruments, in which the high-precision readout circuit is a crucial module for achieving accurate diagnoses. Traditional readout circuits in bioimpedance measurement systems often utilize SAR ADCs, which can hardly achieve an accuracy exceeding 12 bits to meet the increasingly high-precision demands for bioimpedance readout without calibration. To deal with this issue, this paper presents a 24-bit incremental Σ-Δ ADC designed for bioimpedance measurement which adopts a 3rd-order, 4-bit, single-loop feedforward structure to reduce quantization noise while accelerate the conversion speed. The design incorporates data weighted averaging (DWA) technique to mitigate the nonlinearity caused by multibit feedback DAC’s mismatch, significantly enhancing the ADC’s accuracy. In addition, system-level chopping is employed to eliminate systematic offset in the ADC frontend. A configurable digital filter is designed to achieve flexible tradeoff between measurement time and by configuring different oversampling ratios (OSR). The ADC is fabricated using a 180 nm process, with measurement results under an OSR of 128 showing that the ADC achieves an ENOB of 17.80, a SNR of 108.89 dB, a THD of -113.29 dB, an equivalent input RMS noise of 2.95 μVRMS. The power consumption is 930 μW for the whole ADC chip.

关键词

生物阻抗测量 / 高阶增量式Σ-Δ ADC / 多比特量化 / DWA算法 / 系统级斩波

Key words

bioimpedance measurement / high-order incremental Σ-Δ ADC / multi-bit quantization / dynamic weight averaging algorithm / system-level chopping

引用本文

导出引用
孙傲然, 陈长欢, 陈阳, . 应用于生物阻抗测量的24位三阶四比特单环前馈增量式Σ-Δ ADC[J]. 集成电路与嵌入式系统. 2025, 25(2): 1-10 https://doi.org/10.20193/j.ices2097-4191.2024.0076
SUN Aoran, CHEN Changhuan, CHEN Yang, et al. A 24-bit incremental sigma-delta ADC with a 3rd-order, 4-bit single-loop feedforward structure for bioimpedance measurement[J]. Integrated Circuits and Embedded Systems. 2025, 25(2): 1-10 https://doi.org/10.20193/j.ices2097-4191.2024.0076
中图分类号: TN43 (半导体集成电路(固体电路))   

参考文献

[1]
杨文卉. 胸腔供血生物阻抗检测与分析方法研究[D]. 沈阳: 沈阳工业大学, 2022.
YANG W H. Research on the Detection and Analysis Method of Thoracic Blood Supply Bioelectrical Impedance[J]. Shenyang:Shenyang University of Technology, 2022 (in Chinese).
[2]
祁朋祥. 基于生物电阻抗的人体成分测试与研究[D]. 合肥: 中国科学技术大学, 2009
QI P X. Human body composition testing and research based on bioelectrical impedance[J]. Hefei:University of Science and Technology of China, 2009 (in Chinese).
[3]
YAZICIOGLU R F, MERKEN P, PUERS R, et al. A 200 μW Eight-Channel EEG Acquisition ASIC for Ambulatory EEG Systems[J]. IEEE Journal of Solid-State Circuits, 2008, 43(12):3025-3038.DOI:10.1109/JSSC.2008.2006462.
[4]
LONG YAN, PETTINE J, MITRA S, et al. A 13 μA Analog Signal Processing IC for Accurate Recognition of Multiple Intra-Cardiac Signals[J]. IEEE Transactions on Biomedical Circuits and Systems, 2013, 7(6):785-795.DOI:10.1109/TBCAS.2013.2297353.
A low-power analog signal processing IC is presented for the low-power heart rhythm analysis. The ASIC features 3 identical, but independent intra-ECG readout channels each equipping an analog QRS feature extractor for low-power consumption and fast diagnosis of the fatal case. A 16-level digitized sine-wave synthesizer together with a synchronous readout circuit can measure bio-impedance in the range of 0.1-4.4 kΩ with 33 mΩ(rms) resolution and higher than 97% accuracy. The proposed 25 mm² ASIC consumes only 13 μA from 2.2 V. It is a highly integrated solution offering all the functionality of acquiring multiple high quality intra-cardiac signals, requiring only a few limited numbers of external passives.
[5]
RAI S, HOLLEMAN J, PANDEY J N, et al. ISSCC 2009/ SESSION 11/TD:TRENDS IN WIRELESS COMMUNICATIONS/11.9.
[6]
YAZICIOGLU R F, KIM S,TORFS T,et al.ISSCC 2010/ SESSION 6/DISPLAYS & BIOMEDICAL DEVICES/ 6.6.
[7]
VAN DER PLOEG H, HOOGZAAD G, TERMEER H A H, et al. A 2.5 V 12-b 54 Msample/s 0.25 μm CMOS ADC in 1-mm/sup 2/with mixed-signal chopping and calibration[J]. IEEE Journal of Solid-State Circuits, 2001, 36(12):1859-1867.DOI:10.1109/4.972136.
[8]
KUMAR N, RAWAT K, GHANNOUCHI F M. Reconfigurable Digital Delta-Sigma Modulation Transmitter Architecture for Concurrent Multi-Band Transmission[J]. IEEE Transactions on Circuits and Systems I:Regular Papers, 2020, 67(7):2455-2466. DOI:10.1109/TCSI.2020.2973573.
[9]
MARKUS J, SILVA J, TEMES G C. Theory and Applications of Incremental Δ-Σ Converters[J]. IEEE Transactions on Circuits and Systems I:Regular Papers, 2004, 51(4):678-690.DOI:10.1109/TCSI.2004.826202.
[10]
WAGNER J, VOGELMANN P, ORTMANNS M. Performance Evaluation of Incremental Sigma-Delta ADCs Based on their NTF[J]. IEEE Transactions on Circuits and Systems II:Express Briefs, 2020, 67(12):2813-2817.DOI:10.1109/TCSII.2020.2981865.
[11]
MARUYAMA M, TAGUCHI S, YAMANOUE M, et al. An Analog Front-End for a Multifunction Sensor Employing a Weak-Inversion Biasing Technique With 26 nVrms, 25 aCrms,and 19 fArms Input-Referred Noise[J]. IEEE Journal of Solid-State Circuits, 2016, 51(10):2252-2261.DOI:10.1109/JSSC.2016.2581812.
[12]
A Systematic Design Methodology for Optimization of Sigma-Delta Modulators Based on an Evolutionary Algorithm[J]. IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS, 2019, 66(9).
[13]
CHAVAN A P, ARADHYA H V R. Design and Synthesis of Low Power, High Speed 5th Order Digital Decimation Filter for Sigma- Delta Analog to Digital Converter[C/OL]// 2020 International Conference on Communication and Signal Processing (ICCSP). Chennai, India: IEEE, 2020:0092-0096[2024-11-29].https://ieeexplore.ieee.org/document/9182295/. DOI:10.1109/ICCSP48568.2020.9182295.
[14]
Analog Devices Inc.3-Channel, Low Noise,Low Power,16/24 Bit ∑-Δ ADC with On-Chip In-Amp and Reference[EB/OL].[2025-01]. https://www.analog.com/media/en/technical-documentation/data-sheets/AD7792_7793.pdf.
[15]
LIAO S H, WU J T. A 1 V 175 μW 94.6 dB SNDR 25 kHz Bandwidth Delta-Sigma Modulator Using Segmented Integration Techniques[J]. IEEE Journal of Solid-State Circuits, 2019, 54(9):2523-2531.DOI:10.1109/JSSC.2019.2925273.
[16]
Texas Instruments. ADS131M08 8-Channel, Simultaneously-Sampling, 24 Bit,Delta-Sigma ADC[EB/OL].[2025-01]. https://www.ti.com/lit/ds/symlink/ads131m8.

基金

江苏省科技计划揭榜挂帅项目(BE2023005-5)
国家重点研发计划项目(2022YFC2404902)

责任编辑: 薛士然
PDF(5213 KB)

Accesses

Citation

Detail

段落导航
相关文章

/