面向生物医疗应用的电刺激集成电路与系统综述

郑昊, 吴家磊, 尹思梦, 秦锦哲, 李紫菡, 陈培栋, 曹康康, 李建业, 潘彦洁, 周怡鑫, 李霞光, 王科平

集成电路与嵌入式系统 ›› 2025, Vol. 25 ›› Issue (2) : 41-54.

PDF(9766 KB)
PDF(9766 KB)
集成电路与嵌入式系统 ›› 2025, Vol. 25 ›› Issue (2) : 41-54. DOI: 10.20193/j.ices2097-4191.2024.0080
生物医疗芯片与系统研究专栏

面向生物医疗应用的电刺激集成电路与系统综述

作者信息 +

A review of integrated circuits and systems for electrical stimulation in biomedical applications

Author information +
文章历史 +

摘要

电刺激技术被广泛应用于多种生物医学领域,包括心脏起搏器、人工耳蜗、肌肉重建、视力恢复和癫痫抑制等。与传统的药物治疗或手术方法相比,电刺激具有更小的侵害性、更高的灵活性和更好的可恢复性,并且消除了药物依赖性与成瘾性的风险。由于集成电路具有功耗低、可靠性高、可编程性强、易于多功能集成和易于大规模生产等优势,能够满足小型化、智能化和经济高效的生物医用需求,近年来已发展成为电刺激器设计的首要选择。然而,高密度电极与刺激产生电路的集成,给电极-组织接口设计带来了很大挑战。本文从电极-组织接口出发,全面概述了植入式电刺激器相关的集成电路设计,包括基础驱动电路拓扑和高性能复杂设计,重点分析了生物医用植入式芯片的可靠性与安全性,并介绍了刺激器与闭环系统中能量收集等模块结合的创新设计。同时结合课题组在电刺激和接口电路方面的工作,讨论了电刺激技术和接口系统的未来方向。

Abstract

Electrical stimulation technology has been widely applied in various biomedical fields, including cardiac pacemakers, cochlear implants, muscle reconstruction, vision restoration, and epilepsy suppression. Compared to traditional drug therapies or surgical methods, electrical stimulation offers advantages such as reduced invasiveness, greater flexibility, improved recoverability, and the elimination of risks associated with drug dependency and addiction. Due to the advantages of integrated circuits, including low power consumption, high reliability, strong programmability, ease of multifunctional integration, and suitability for mass production, they have recently become the primary choice for designing electrical stimulators, meeting the demands for miniaturized, intelligent, and cost-effective biomedical applications. However, the integration of high-density electrodes with stimulation-generating circuits presents significant challenges in designing electrode-tissue interfaces. This paper begins with the electrode-tissue interface and provides a comprehensive overview of integrated circuit design for implantable electrical stimulators, including fundamental driver circuit topologies and high-performance complex designs. It emphasizes the analysis of the reliability and safety of biomedical implantable chips and introduces innovative designs that integrate stimulators with energy harvesting modules in closed-loop systems. This review also discusses the future directions of electrical stimulation technology and interface systems including our research group's work on electrical stimulation and interface circuits.

关键词

集成电路 / 电刺激 / 电路与系统 / 神经接口

Key words

integrated circuits / electrical stimulation / circuits and systems / neural interface

引用本文

导出引用
郑昊, 吴家磊, 尹思梦, . 面向生物医疗应用的电刺激集成电路与系统综述[J]. 集成电路与嵌入式系统. 2025, 25(2): 41-54 https://doi.org/10.20193/j.ices2097-4191.2024.0080
ZHENG Hao, WU Jialei, YIN Simeng, et al. A review of integrated circuits and systems for electrical stimulation in biomedical applications[J]. Integrated Circuits and Embedded Systems. 2025, 25(2): 41-54 https://doi.org/10.20193/j.ices2097-4191.2024.0080
中图分类号: TP872 (远距离控制和信号、远距离控制和信号系统)   

参考文献

[1]
ZENG F G, REBSCHER S, HARRISON W, et al. Cochlear implants: system design, integration, and evaluation[J]. IEEE Rev Biomed Eng., 2008(1):115-142.
[2]
MACHEREY O, CARLYON R P. Cochlear implants[J]. Current Biology, 2014, 24(18):R878-R884.
[3]
Y K LO. A Fully Integrated Wireless SoC for Motor Function Recovery After Spinal Cord Injury[J]. IEEE Transactions on Biomedical Circuits and Systems, 2017, 11(3):497-509.
[4]
Q XU, J LI, W HAN, et al. A fully implantable stimulator with wireless power and data transmission for experimental use in epidural spinal cord stimulation[C]// 2011 Annual International Conference of the IEEE Engineering in Medicine and Biology Society,Boston,MA, USA,2011:7230-7233.
[5]
YUE L, WEILAND J D, ROSKA B, et al. Retinal stimulation strategies to restore vision: Fundamentals and systems[J]. Prog Retin Eye Res, 2016, 53(7):21-47.
[6]
C Y WU. CMOS 256-Pixel/480-Pixel Photovoltaic-Powered Subretinal Prosthetic Chips with Wide Image Dynamic Range and Bi/Four-Directional Sharing Electrodes and Their Ex Vivo Experimental Validations With Mice[J]. IEEE Transactions on Circuits and Systems I: Regular Papers, 2020, 67(10):3273-3283.
[7]
C H CHENG. A Fully Integrated 16-Channel Closed-Loop Neural-Prosthetic CMOS SoC With Wireless Power and Bidirectional Data Telemetry for Real-Time Efficient Human Epileptic Seizure Control[J]. IEEE Journal of Solid-State Circuits, 2018, 53(11):3314-3326.
[8]
VALENTIN A, UGHRATDAR I, CHESEREM B, et al. Epilepsia partialis continua responsive to neocortical electrical stimulation[J]. Epilepsia, 2015, 56(8):e104-9.
[9]
LITTLE S, POGOSYAN A, NEAL S, et al. Adaptive deep brain stimulation in advanced Parkinson disease[J]. Ann Neurol, 2013, 74(3):449-57.
Brain-computer interfaces (BCIs) could potentially be used to interact with pathological brain signals to intervene and ameliorate their effects in disease states. Here, we provide proof-of-principle of this approach by using a BCI to interpret pathological brain activity in patients with advanced Parkinson disease (PD) and to use this feedback to control when therapeutic deep brain stimulation (DBS) is delivered. Our goal was to demonstrate that by personalizing and optimizing stimulation in real time, we could improve on both the efficacy and efficiency of conventional continuous DBS.We tested BCI-controlled adaptive DBS (aDBS) of the subthalamic nucleus in 8 PD patients. Feedback was provided by processing of the local field potentials recorded directly from the stimulation electrodes. The results were compared to no stimulation, conventional continuous stimulation (cDBS), and random intermittent stimulation. Both unblinded and blinded clinical assessments of motor effect were performed using the Unified Parkinson's Disease Rating Scale.Motor scores improved by 66% (unblinded) and 50% (blinded) during aDBS, which were 29% (p = 0.03) and 27% (p = 0.005) better than cDBS, respectively. These improvements were achieved with a 56% reduction in stimulation time compared to cDBS, and a corresponding reduction in energy requirements (p < 0.001). aDBS was also more effective than no stimulation and random intermittent stimulation.BCI-controlled DBS is tractable and can be more efficient and efficacious than conventional continuous neuromodulation for PD.Copyright © 2013 American Neurological Association.
[10]
LOZANO A M, LIPSMAN N, BERGMAN H, et al. Deep brain stimulation: current challenges and future directions[J]. Nat Rev Neurol, 2019(15):148-160.
[11]
T Y YEN, M D KER. Design of Dual-Mode Stimulus Chip with Built-In High Voltage Generator for Biomedical Applications[J]. IEEE Transactions on Biomedical Circuits and Systems, 2020, 14(5):961-970.
[12]
Z LUO, M D KER. A High-Voltage-Tolerant and Power-Efficient Stimulator with Adaptive Power Supply Realized in Low-Voltage CMOS Process for Implantable Biomedical Applications[J]. IEEE Journal on Emerging and Selected Topics in Circuits and Systems, 2018, 8(2):178-186.
[13]
J LI, J WU, Y ZHOU, et al. A Charge-Balanced Monopolar Neural Stimulator by Utilizing Dynamic Current Replication Technique Achieving <1nA Residual Average DC Current Error[C]// 2024 IEEE International Symposium on Circuits and Systems (ISCAS), Singapore,Singapore,2024:1-5.
[14]
M D KER, C Y LIN, W L CHEN. Stimulus driver for epilepsy seizure suppression with adaptive loading impedance[J]. J. Neural Eng., 2011, 8(6).
[15]
Z LUO, M D KER, T Y YANG, et al. A digitally dynamic power supply technique for 16-channel 12 V-tolerant stimulator realized in a 0.18- μ m 1.8-V/3.3-V low-voltage CMOS process[J]. IEEE Trans. Biomed. Circuits Syst., 2017, 11(5):1087-1096.
[16]
A LOHSE. Identification of the Tidal Volume Response to Pulse Amplitudes of Phrenic Nerve Stimulation Using Gaussian Process Regression[C]//2022 44th Annual International Conference of the IEEE Engineering in Medicine & Biology Society (EMBC), Glasgow,Scotland,United Kingdom,2022:135-138.
[17]
F KÖLBL. An Embedded Deep Brain Stimulator for Biphasic Chronic Experiments in Freely Moving Rodents[J]. IEEE Transactions on Biomedical Circuits and Systems, 2016, 10(1):72-84.
This paper describes a Deep Brain Stimulation device, portable, for chronic experiments on rodents in the context of Parkinson's disease. Our goal is to equip the animal with a device that mimics the human therapeutic conditions. It implies to respect a set of properties such as bilateral current-mode and charge-balanced stimulation, as well as programmability, low power consumption and re-usability to finally reach a suitable weight for long-term experiments. After the analysis of the solutions found in the literature, the full design of the device is explained. First, the stimulation front-end circuit driven by a processor unit, then the choice of supply sources which is a critical point for the weight and life-time of our system. Our low cost system has been realized using commercial discrete components and the overall power consumption was minimized. We achieved 6 days of maximal current stimulation with the chosen battery for a weight of 13.8 g. Finally, the device was carried out in vivo on rats during a 3 weeks experiment as the used implantation technique allows battery changing. This experiment also permits to emphasize the mechanical aspects including the packaging and electrodes holding.
[18]
L BISONI, C CARBONI, L RAFFO, et al. An HV-CMOS integrated circuit for neural stimulation in prosthetic applications[J]. IEEE Trans. Circuits Syst. II Exp. Briefs, 2015, 62(2):184-188.
[19]
E NOORSAL, K SOOKSOOD, H XU, et al. A Neural Stimulator Frontend with High-Voltage Compliance and Programmable Pulse Shape for Epiretinal Implants[J]. IEEE Journal of Solid-State Circuits, 2012, 47(1):244-256.
[20]
N BUTZ, U KALITA, Y MANOLI. Active Charge Balancer with Adaptive 3.3 V to 38 V Supply Compliance for Neural Stimulators[J]. IEEE Transactions on Circuits and Systems I: Regular Papers, 2021, 68(10):4013-4024.
[21]
M MONGE. A Fully Intraocular High-Density Self-Calibrating Epiretinal Prosthesis[J]. IEEE Transactions on Biomedical Circuits and Systems, 2013, 7(6):747-760.
This paper presents a fully intraocular self-calibrating epiretinal prosthesis with 512 independent channels in 65 nm CMOS. A novel digital calibration technique matches the biphasic currents of each channel independently while the calibration circuitry is shared among every 4 channels. Dual-band telemetry for power and data with on-chip rectifier and clock recovery reduces the number of off-chip components. The rectifier utilizes unidirectional switches to prevent reverse conduction loss in the power transistors and achieves an efficiency > 80%. The data telemetry implements a phase-shift keying (PSK) modulation scheme and supports data rates up to 20 Mb/s. The system occupies an area of 4.5 ×3.1 mm². It features a pixel size of 0.0169 mm² and arbitrary waveform generation per channel. In vitro measurements performed on a Pt/Ir concentric bipolar electrode in phosphate buffered saline (PBS) are presented. A statistical measurement over 40 channels from 5 different chips shows a current mismatch with μ = 1.12 μA and σ = 0.53 μA. The chip is integrated with flexible MEMS origami coils and parylene substrate to provide a fully intraocular implant.
[22]
Z LUO, M D KER. A High-Voltage-Tolerant and Precise Charge-Balanced Neuro-Stimulator in Low Voltage CMOS Process[J]. IEEE Transactions on Biomedical Circuits and Systems, 2016, 10(6):1087-1099.
This paper presents a 4 × V neuro-stimulator in a 0.18- μm 1.8 V/3.3 V CMOS process. The self-adaption bias technique and stacked MOS configuration are used to prevent transistors from the electrical overstress and gate-oxide reliability issue. A high-voltage-tolerant level shifter with power-on protection is used to drive the neuro-stimulator The reliability measurement of up to 100 million periodic cycles with 3000- μA biphasic stimulations in 12-V power supply has verified that the proposed neuro-stimulator is robust. Precise charge balance is achieved by using a novel current memory cell with the dual calibration loops and leakage current compensation. The charge mismatch is down to 0.25% over all the stimulus current ranges (200-300 μA) The residual average dc current is less than 6.6 nA after shorting operation.
[23]
Y ZHOU, S MA, Z G WANG, et al. Analysis and Design of High-Efficiency Charge Pumps with Improved Current Driving Capability Using Gate Voltage Boosting Technique[J]. IEEE Transactions on Circuits and Systems I: Regular Papers, 2022, 69(6):2364-2375.
[24]
Y ZHOU. A Fully Integrated Stimulator with High Stimulation Voltage Compliance Using Dynamic Bulk Biasing Technique in a Bulk CMOS Technology[J]. IEEE Transactions on Circuits and Systems I: Regular Papers, 2024, 71(6):2525-2537.
[25]
S H WANG. Design of a Bone-Guided Cochlear Implant Microsystem with Monopolar Biphasic Multiple Stimulations and Evoked Compound Action Potential Acquisition and Its In Vivo Verification[J]. IEEE Journal of Solid-State Circuits, 2021, 56(10):3062-3076.
[26]
J P UEHLIN. A Single-Chip Bidirectional Neural Interface with High-Voltage Stimulation and Adaptive Artifact Cancellation in Standard CMOS[J]. IEEE Journal of Solid-State Circuits, 2020, 55(7):1749-1761.
[27]
S REICH, M SPORER, M HAAS, et al. A high-voltage compliance 32-channel digitally interfaced neuromodulation system on chip[J]. IEEE Journal Solid-State Circuits, 2021, 56(8):2476-2487.
[28]
C Y LIN, W L CHEN, M D KER. Implantable stimulator for epileptic seizure suppression with loading impedance adaptability[J]. IEEE Trans. Biomed. Circuits Syst., 7(2):196-203.
[29]
H PU, O MALEKZADEH-ARASTEH, A R DANESH, et al. A CMOS Dual-Mode Brain-Computer Interface Chipset With 2-mV Precision Time-Based Charge Balancing and Stimulation-Side Artifact Suppression[J]. IEEE Journal of Solid-State Circuits, 2022, 57(6):1824-1840.
[30]
Takahashi Y, Enatsu R, Kanno A, et al. Comparison of Thresholds between Bipolar and Monopolar Electrical Cortical Stimulation[C]// Neurol Med Chir (Tokyo),2022:294-299.
[31]
C C HSIEH, Y H WU, M D KER. Design of Dual-Configuration Dual-Mode Stimulator in Low-Voltage CMOS Process for Neuro-Modulation[J]. IEEE Transactions on Biomedical Circuits and Systems, 2023, 17(2):273-285.
[32]
Q XU, T HUANG, J HE, et al. A programmable multi-channel stimulator for array electrodes in transcutaneous electrical stimulation[C]// The 2011 IEEE/ICME International Conference on Complex Medical Engineering, Harbin, China,2011:652-656.
[33]
ELYAHOODAYAN S, JIANG W, XU H, et al. A Multi-Channel Asynchronous Neurostimulator with Artifact Suppression for Neural Code-Based Stimulations[J]. Front Neurosci., 2019,13:1011.
[34]
F WASCHKOWSKI, C BROCKMANN, T LAUBE, et al. Development of a very large array for retinal stimulation[C]//2013 35th Annual International Conference of the IEEE Engineering in Medicine and Biology Society (EMBC), Osaka,Japan,2013:2748-2751.
[35]
LANCASHIRE HT, JIANG D, DEMOSTHENOUS A, et al. An ASIC for Recording and Stimulation in Stacked Microchannel Neural Interfaces[J]. IEEE Trans Biomed Circuits Syst., 2019, 13(2):259-270.
[36]
J CHARTHAD. A mm-Sized Wireless Implantable Device for Electrical Stimulation of Peripheral Nerves[J]. IEEE Transactions on Biomedical Circuits and Systems, 2018, 12(2):257-270.
A wireless electrical stimulation implant for peripheral nerves, achieving >10× improvement over state of the art in the depth/volume figure of merit, is presented. The fully integrated implant measures just 2 mm × 3 mm × 6.5 mm (39 mm, 78 mg), and operates at a large depth of 10.5 cm in a tissue phantom. The implant is powered using ultrasound and includes a miniaturized piezoelectric receiver (piezo), an IC designed in 180 nm HV BCD process, an off-chip energy storage capacitor, and platinum stimulation electrodes. The package also includes an optional blue light-emitting diode for potential applications in optogenetic stimulation in the future. A system-level design strategy for complete operation of the implant during the charging transient of the storage capacitor, as well as a unique downlink command/data transfer protocol, is presented. The implant enables externally programmable current-controlled stimulation of peripheral nerves, with a wide range of stimulation parameters, both for electrical (22 to 5000 μA amplitude, ∼14 to 470 μs pulse-width, 0 to 60 Hz repetition rate) and optical (up to 23 mW/mm optical intensity) stimulation. Additionally, the implant achieves 15 V compliance voltage for chronic applications. Full integration of the implant components, end-to-end in vitro system characterizations, and results for the electrical stimulation of a sciatic nerve, demonstrate the feasibility and efficacy of the proposed stimulator for peripheral nerves.
[37]
W LEMAIRE. Retinal Stimulator ASIC Architecture Based on a Joint Power and Data Optical Link[J]. IEEE Journal of Solid-State Circuits, 2021, 56(7):2158-2170.
[38]
LIU X, DEMOSTHENOUS A, VANHOESTENBERGHE A, et al. Active books: the design of an implantable stimulator that minimizes cable count using integrated circuits very close to electrodes[J]. IEEE Trans Biomed Circuits Syst., 2012, 6(3):216-27.
[39]
H M LEE, H PARK, M GHOVANLOO. A Power-Efficient Wireless System with Adaptive Supply Control for Deep Brain Stimulation[J]. IEEE Journal of Solid-State Circuits, 2013, 48(9):2203-2216.
[40]
VIDAL J J R, GHOVANLOO M. Towards a switched capacitor based Stimulator for efficient deep-brain stimulation[C]// Annu Int Conf. IEEE Eng Med Biol Soc.,2010:2927-2930.
[41]
S K KELLYJ L WYATT. A Power-Efficient Neural Tissue Stimulator with Energy Recovery[J]. IEEE Transactions on Biomedical Circuits and Systems, 2011, 5(1):20-29.
This paper presents a power-efficient neural stimulator integrated circuit, designed to take advantage of our understanding of iridium-oxide electrode impedance. It efficiently creates a programmable set of voltage supplies directly from a secondary power telemetry coil, then switches the target electrode sequentially through the voltage steps. This sequence of voltages mimics the voltage of the electrode under the constant current drive, resulting in approximately constant current without the voltage drop of the more commonly used linear current source. This method sacrifices some precision, but drastically reduces the series losses seen in traditional current sources and attains power savings of 53%-66% compared to these designs. The proof-of-concept circuit consumes 125 μW per electrode and was fabricated in a 1.5-μm CMOS process, in a die area of 4.76 mm(2).
[42]
H XU, E NOORSAL, K SOOKSOOD, et al. A multichannel neurostimulator with transcutaneous closed-loop power control and self-adaptive supply[C]//2012 Proceedings of the ESSCIRC (ESSCIRC), Bordeaux,France,2012:309-312.
[43]
Y YOU, R TIAN, Y ZHANG, et al. A 15.7-V-Compliant 86% Peak Efficiency Current-Mode Stimulator with Dynamic Voltage Supply for Implantable Medical Devices[C]//ESSCIRC 2023-IEEE 49th European Solid State Circuits Conference (ESSCIRC),Lisbon,Portugal,2023:321-324.
[44]
VAN DONGEN M N, HOEBEEK F E, KOEKKOEK S K, et al. High frequency switched-mode stimulation can evoke post syn-aptic responses in cerebellar principal neurons[J]. Front Neuroeng., 2015,8:2.
[45]
S K KELLY, J WYATT. A power-efficient voltage-based neural tissue stimulator with en-ergy recovery[C]// 2004 IEEE International Solid-State Circuits Conference (IEEE Cat. No.04CH37519), San Francisco,CA,USA,2004:228-524.
[46]
W Y HSU, A SCHMID. Compact, Energy-Efficient High-Frequency Switched Capacitor Neural Stimulator with Active Charge Balancing[J]. IEEE Transactions on Biomedical Circuits and Systems, 2017, 11(4):878-888.
[47]
H M LEE, K Y KWON, W LIet al. A wireless implantable switched-capacitor based optogenetic stimulating system[C]// 2014 36th Annual International Conference of the IEEE Engineering in Medicine and Biology Society, Chicago,IL,USA,2014:878-881.
[48]
K EOM. A 92%-Efficiency Inductor-Charging Switched-Capacitor Stimulation System with Level-Adaptive Duty Modulation and Offset Charge Balancing for Muscular Stimulation[C]//2022 IEEE Custom Integrated Circuits Conference (CICC), Newport Beach,CA,USA,2022:1-2.
[49]
A URSO, V GIAGKA, M VAN DONGENet al.An Ultra High-Frequency 8-Channel Neurostimulator Circuit With 68% Peak Power Efficiency[J]. IEEE Transactions on Biomedical Circuits and Systems, 2019, 13(5):882-892.
[50]
X LIU, A DEMOSTHENOUS, N DONALDSON. A Fully Integrated Fail-safe Stimulator Output Stage Dedicated to FES Stimulation[C]//2007 IEEE International Symposium on Circuits and Systems (ISCAS), New Orleans,LA,USA,2007:2076-2079.
[51]
M SIVAPRAKASAM, WENTAI LIU, M S HUMAYUN, et al. A variable range bi-phasic current stimulus driver circuitry for an implantable retinal prosthetic device[J]. IEEE Journal of Solid-State Circuits, 2005, 40(3):763-771.
[52]
N BUTZ, A TASCHWER, S NESSLER, et al. A 22 V Compliant 56 μW Twin-Track Active Charge Balancing Enabling 100% Charge Compensation Even in Monophasic and 36% Amplitude Correction in Biphasic Neural Stimu-lators[J]. IEEE Journal of Solid-State Circuits, 2018, 53(8):2298-2310.
[53]
G WEGMANN, E A VITTOZ. Analysis and improvements of accurate dynamic current mirrors[J]. IEEE Journal of Solid-State Circuits, 1990, 25(3):699-706.
[54]
J J SIT, R SARPESHKAR. A Low-Power Blocking-Capacitor-Free Charge-Balanced Electrode-Stimulator Chip with Less Than 6 nA DC Error for 1-mA Full-Scale Stimulation[J]. IEEE Transactions on Biomedical Circuits and Systems, 2007, 1(3):172-183.
[55]
H CHUN, Y YANG, T LEHMANN. Safety Ensuring Retinal Prosthesis with Precise Charge Balance and Low Power Consumption[J]. IEEE Transactions on Biomedical Circuits and Systems, 2014, 8(1):108-118.
Ensuring safe operation of stimulators is the most important issue in neural stimulation. Safety, in terms of stimulators' electrical performances, can be related mainly to two factors; the zero-net charge transfer to tissue and the heat generated by power dissipation at tissue. This paper presents a safety ensuring neuro-stimulator for retinal vision prostheses, featuring precise charge balancing capability and low power consumption, using a 0.35 μm HV (high voltage) CMOS process. Also, the required matching accuracy of the biphasic current pulse for safe stimulation is mathematically derived. Accurate charge balance is achieved by employing a dynamic current mirror at the output of a stimulator. In experiments, using a simple electrode model (a resistor (R) and a capacitor (C) in parallel), the proposed stimulator ensures less than 30 nA DC current flowing into tissue over all stimulation current ranges (32 μA-1 mA), without shorting. With shorting enabled, further reduction is achieved down to 1.5 nA. Low power consumption was achieved by utilising small bias current, sharing of key biasing blocks, and utilising a short duty cycle for stimulation. Less than 30 μW was consumed during stand-by mode, mostly by bias circuitry.
[56]
C C HSIEH, M D KER. Monopolar Bi-phasic Stimulator with Discharge Function and Negative Level Shifter for Neuromodulation SoC Integration in Low-Voltage CMOS Process[J]. IEEE Transactions on Biomedical Circuits and Systems, 2021, 15(3):568-579.
[57]
A T DO, Y S TAN, G M XIONG, et al. A current-mode stimulator circuit with two-step charge balancing background calibration[C]//2013 IEEE International Symposium on Circuits and Systems (ISCAS),2013.
[58]
H CHUN, O KAVEHEI, N TRAN, et al. A flexible biphasic pulse generating and accurate charge balancing stimulator with a 1μW neural recording amplifier[C]// 2013 IEEE International Symposium on Circuits and Systems (ISCAS),2013:1885-1888.
[59]
K ABDELHALIM, R GENOV. CMOS DAC-sharing stimulator for neural recording and stimulation arrays[C]//2011 IEEE International Symposium of Circuits and Systems (ISCAS),2011:1712-1715.
[60]
M ORTMANNS, A ROCKE, M GEHRKEet al. A 232-Channel Epiretinal Stimulator ASIC[J]. IEEE Journal of Solid-State Circuits, 2007, 42(12):2946-2959.
[61]
L YAO, P LI, M JE. A pulse-width-adaptive active charge balancing circuit with pulse-insertion based residual charge compensation and quantization for electrical stimulation applications[C]//2015 IEEE Asian Solid-State Circuits Conference (A-SSCC), Xiamen,China,2015:1-4.
[62]
LUAN L, ROBINSON J T, AAZHANG B, et al. Recent Advances in Electrical Neural Interface Engineering:Minimal Invasiveness,Longevity,and Scalability[J]. Neuron., 2020, 108(2):302-321.
[63]
J LIN, C ZHAN, Y LU. A 6.78-MHz Single-Stage Wireless Power Receiver with Ultrafast Transient Response Using Hysteretic Control and Multilevel Current-Wave Modulation[J]. IEEE Transactions on Power Electronics, 2021, 36(9):9918-9926.
[64]
Z XU. A 30% Efficient High-Output Voltage Fully Integrated Self-Biased Gate RF Rectifier Topology for Neural Implants[J]. IEEE Journal of Solid-State Circuits, 2022, 57(11):3324-3335.
This paper presents a fully integrated RF energy harvester (EH) with 30% end-to-end power harvesting efficiency (PHE) and supports high output voltage operation, up to 9.3V, with a 1.07 GHz input and under the electrode model for neural applications. The EH is composed of a novel 10-stage self-biased gate (SBG) rectifier with an on-chip matching network. The SBG topology elevates the gate-bias of transistors in a non-linear manner to enable higher conductivity. The design also achieves >20% PHE range of 12-dB. The design was fabricated in 65 nm CMOS technology and occupies an area of 0.0732-mm with on-chip matching network. In addition to standalone EH characterization measurement results, animal tissue stimulation test was performed to evaluate its performance in a realistic neural implant application.
[65]
Z ZENG. Design of Sub-Gigahertz Reconfigurable RF Energy Harvester From 22 to 4 dBm with 99.8% Peak MPPT Power Efficiency[J]. IEEE J. Solid-State Circuits, 2019, 54(9):2601-2613.
[66]
X LI, K WANG, Y ZHOU, et al. A Wide Input Range All-NMOS Rectifier with Gate Voltage Boosting Technique for Wireless Power Transfer[J]. IEEE Transactions on Circuits and Systems II: Express Briefs, 2023, 70(11):4023-4027.
[67]
A S ALMANSOURI, M H OUDA, K N SALAMA. A CMOS RF-to DC power converter with 86% efficiency and -19.2 dBm sensitivity[J]. IEEE Trans. Microw. Theory Techn., 2018, 66(5):2409-2415.
[68]
C Y KUO, C A LU, Y T LIAO.A 918 MHz wide-range CMOS rectifier with diode-feeding and switch-capacitor-based load modulation technique[C]// Proc. IEEE ASSCC,2019:251-254.
[69]
Y S LUO, S I LIU. A voltage multiplier with adaptive threshold voltage compensation[J]. IEEE J. Solid-State Circuits, 2017, 52(8):2208-2214.
[70]
X LI, F MAO, Y LU, et al. A VHF wide-input range CMOS passive rectifier with active bias tuning[J]. IEEE J. Solid-State Circuits, 2020, 55(10):2629-2638.
[71]
X LI, K WANG, Y ZHOU, et al. A 2.45 GHz Dual-Path CMOS RF-to-DC Rectifier with 27 dB Input Range and -20.7 dBm Sensitivity[C]// 2022 IEEE International Symposium on Circuits and Systems (ISCAS), Austin,TX,USA,2022:541-545.
[72]
J LEE. A Sub-mm3 Wireless Neural Stimulator IC for Visual Cortical Prosthesis With Optical Power Harvesting and 7.5 kb/s Data Telemetry[J]. IEEE Journal of Solid-State Circuits, 2024, 59(4):1110-1122.
[73]
NGUYEN A T, XU J, JIANG M, et al. A bioelectric neural interface towards intuitive prosthetic control for amputees[J]. Neural Eng., 2020, 17(6).
[74]
Y PAN, S YIN, X LI, et al. A Self-Powered P-SSHI Active Rectifier With Energy-Efficient Adaptive Switch Control for Piezoelectric Energy Harvesting[C]// 2024 IEEE International Symposium on Circuits and Systems (ISCAS), Singapore,Singapore,2024:1-5.
[75]
S JAVVAJI, V SINGHAL, V MENEZES, et al. Analysis and Design of a Multi-Step Bias-Flip Rectifier for Piezoelectric Energy Harvesting[J]. IEEE J. Solid-State Circuits, 2019, 54(9):2590-2600.
[76]
S XI, W LI, J GUO, et al. A Self-Powered Piezoelectric Energy Harvesting Interface Circuit Based on Adaptive SSHI with Fully Integrated Switch Control[C]// 2020 IEEE International Symposium on Circuits and Systems (ISCAS),Oct.2020.
[77]
L LIU, J MA, X LIAO, et al. A 1.5-Cycle Fast Sampling P-SSHC Piezoelectric Energy Harvesting Interface[J]. IEEE Trans. Circuits Syst. II, 2022, 69(9):3724-3728.
[78]
X YUE, Z CHEN, Y ZOU, et al. A Highly Efficient Fully Integrated Active Rectifier for Ultrasonic Wireless Power Transfer[C]// 2022 IEEE International Symposium on Circuits and Systems (ISCAS),2022:531-535.
[79]
X YUE, S DU. A Synchronized Switch Harvesting Rectifier With Reusable Storage Capacitors for Piezoelectric Energy Harvesting[J]. IEEE J. Solid-State Circuits, 2023, 58(9):2597-2606.
[80]
Y DING, X GU, X GUO, et al. An 8-Channel 9-V-Compliant Crosstalk-Free Bipolar Biphasic Current-Controlled Neural Stimulator in a Standard CMOS Technology[J]. IEEE Transactions on Circuits and Systems II: Express Briefs, 2024, 71(7):3293-3297.
[81]
B WILSON, C FINLEY, D LAWSON, et al. Design and evaluation of a continuous interleaved sampling (CIS) processing strategy for multichannel cochlear implants[J]. Rehabil. Res. Develop., 1993, 30(1):110-116.
[82]
Y LU, Y YAN, X CHAI, et al. Electrical stimulation with a penetrating optic nerve electrode array elicits visuotopic cortical responses in cats[J]. Neural Eng., 2013, 10(3).
[83]
N DAVIDOVICS, G FRIDMAN, C DELLA SANTINA.Co-modulation of stimulus rate and current from elevated baselines expands head motion encoding range of the vestibular prosthesis[J]. Exp. Brain Res., 2012, 218(3):389-400.
An implantable prosthesis that stimulates vestibular nerve branches to restore sensation of head rotation and vision-stabilizing reflexes could benefit individuals disabled by bilateral loss of vestibular sensation. The normal vestibular system encodes head movement by increasing or decreasing firing rate of the vestibular afferents about a baseline firing rate in proportion to head rotation velocity. Our multichannel vestibular prosthesis emulates this encoding scheme by modulating pulse rate and pulse current amplitude above and below a baseline stimulation rate (BSR) and a baseline stimulation current. Unilateral baseline prosthetic stimulation that mimics normal vestibular afferent baseline firing results in vestibulo-ocular reflex (VOR) eye responses with a wider range of eye velocity in response to stimuli modulated above baseline (excitatory) than below baseline (inhibitory). Stimulus modulation about higher than normal baselines resulted in increased range of inhibitory eye velocity, but decreased range of excitatory eye velocity. Simultaneous modulation of rate and current (co-modulation) above all tested baselines elicited a significantly wider range of excitatory eye velocity than rate or current modulation alone. Time constants associated with the recovery of VOR excitability following adaptation to elevated BSRs implicate synaptic vesicle depletion as a possible mechanism for the small range of excitatory eye velocity elicited by rate modulation alone. These findings can be used toward selecting optimal baseline levels for vestibular stimulation that would result in large inhibitory eye responses while maintaining a wide range of excitatory eye velocity via co-modulation.
[84]
B CHIANG, G FRIDMAN, C DAI, et al. Design and performance of a multichannel vestibular prosthesis[J]. IEEE Trans. Neural Syst. Rehabil. Eng., 2011, 19(5):588-598.
[85]
K N HAGEMAN, Z K KALAYJIAN, F TEJADA, et al. A CMOS neural interface for a multichannel vestibular prosthesis[J]. IEEE Trans. Biomed. Circuits Syst., 2016, 10(2):269-279.
[86]
D JIANG, A DEMOSTHENOUS. A Multichannel High-Frequency Power-Isolated Neural Stimulator with Crosstalk Reduction[J]. IEEE Transactions on Biomedical Circuits and Systems, 2018, 12(4):940-953.
In neuroprostheses applications requiring simultaneous stimulations on a multielectrode array, electric crosstalk, the spatial interaction between electric fields from various electrodes is a major limitation to the performance of multichannel stimulation. This paper presents a multichannel stimulator design that combines high-frequency current stimulation (using biphasic charge-balanced chopped pulse profile) with a switched-capacitor power isolation method. The approach minimizes crosstalk and is particularly suitable for fully integrated realization. A stimulator fabricated in a 0.6 μm CMOS high-voltage technology is presented. It is used to implement a multichannel, high-frequency, power-isolated stimulator. Crosstalk reduction is demonstrated with electrodes in physiological media while the efficacy of the high-frequency stimulator chip is proven in vivo. The stimulator provides fully independent operation on multiple channels and full flexibility in the design of neural modulation protocols.
[87]
W H ABBASI, Y PARK, J K KIM, et al. A Low-Crosstalk 64-Pixel Stimulator Array Design for Subretinal Implants[C]// 2019 International Conference on Electronics, Information, and Communication (ICEIC),Auckland, New Zealand,2019:1-4.

基金

国家自然科学基金资助(62371332)
国家自然科学基金资助(U24B20163)

责任编辑: 薛士然
PDF(9766 KB)

Accesses

Citation

Detail

段落导航
相关文章

/