Failure mechanism and reliability study of domestic stacked capacitor processes

WANG Shuo, WANG Jing, JU An'an, ZHAO Rong, KONG Zebin

Integrated Circuits and Embedded Systems ›› 2025, Vol. 25 ›› Issue (1) : 29-33.

PDF(5821 KB)
PDF(5821 KB)
Integrated Circuits and Embedded Systems ›› 2025, Vol. 25 ›› Issue (1) : 29-33. DOI: 10.20193/j.ices2097-4191.2024.0067
Special Topic of Aerospace Component Reliability

Failure mechanism and reliability study of domestic stacked capacitor processes

Author information +
History +

Abstract

This work presents a failure analysis study on domestic operational amplifiers, revealing that the main cause of device failure is the short circuit of stacked MIS capacitors induced by process changes. Under low electric fields, the capacitors perform normally, but under high electric fields, Fowler-Nordheim tunneling and defect accumulation caused by hot electron collisions ultimately lead to capacitor short circuits. Using Sentaurus TCAD simulations, we verified the impact of doping atom concentration differences at the interface on the oxide layer growth rate and proposed process improvement recommendations to enhance the reliability of domestic chips.

Key words

failure analysis / polysilicon oxidation / domestic processes / dopant diffusion / capacitor breakdown / Sentaurus TCAD simulation

Cite this article

Download Citations
WANG Shuo , WANG Jing , JU An'an , et al . Failure mechanism and reliability study of domestic stacked capacitor processes[J]. Integrated Circuits and Embedded Systems. 2025, 25(1): 29-33 https://doi.org/10.20193/j.ices2097-4191.2024.0067

References

[1]
ABERLE A G. Surface passivation of crystalline silicon solar cells:a review[J]. Prog Photovoltaics Res Appl, 2000, 8(5):473-487.
[2]
BASSETT R K. To the digital age:Research labs,start-up companies, and the rise of MOS technology[M]. JHU Press, 2003.
[3]
NIEWELT T, SCHöN J, WARTA W, et al. Degradation of Crystalline Silicon Due to Boron-Oxygen Defects[J]. IEEE J Photovoltaics, 2017, 7(1):383-398.
[4]
MOHAPATRA N R, DESAI M P, NARENDRA S G, et al. The effect of high-K gate dielectrics on deep submicrometer CMOS device and circuit performance[J]. IEEE Trans Electron Devices, 2002, 49(5):826-831.
[5]
INOUE K, YANO F, NISHIDA A, et al. Dopant distribution in gate electrode of n-and p-type metal-oxide-semiconductor field effect transistor by laser-assisted atom probe[J]. Appl Phys Lett, 2009, 95(4).
[6]
TANAKA H. Limitation current in Si3N4/SiO2 stacked dielectric films[J]. Appl Surf Sci, 1999, 147(1):222-227.
[7]
LENZLINGER M, SNOW E H. Fowler-Nordheim Tunneling into Thermally Grown SiO2[J]. J Appl Phys, 1969, 40(1):278-83.
[8]
HO C P, PLUMMER J D, MEINDL J D, et al. Thermal Oxidation of Heavily Phosphorus‐Doped Silicon[J]. J Electrochem Soc, 1978, 125(4):665.
PDF(5821 KB)

Accesses

Citation

Detail

Sections
Recommended

/