An adaptive continue time liner equalizer for laser diode driver in the aerospace date communications

LYU Chen; CHEN Lei; FENG Changlei; ZHOU Ji; SUN Shanshan; QIN Zhibin; LI Yanyan

doi:10.20193/j.ices2097-4191.2024.0069

PDF(10722 KB)

Integrated Circuits and Embedded Systems ›› 2025, Vol. 25 ›› Issue (1) : 12-17. DOI: 10.20193/j.ices2097-4191.2024.0069

Special Topic of Aerospace Component Reliability

An adaptive continue time liner equalizer for laser diode driver in the aerospace date communications

Author information +

History +

Abstract

As the rapid growth of the signal bandwidth in aerospace data communications, the data rate of laser diode driver(LDD) in aerospace optical fiber communication has enter the era of hundred-gigabits. For the sake of radiation harden and high reliability design, the introduction of extra parasitic factor requires more efforts in the circuit design to compensate the loss of bandwidth at high frequency. This work proposes an adaptive continue time linear equalizer(CTLE) which is based on a SiGe BiCMOS platform giving a programmable loss compensating capability up to 16 dB at 14 GHz.It has the capable of adaptive gain compensation adjustment, supporting up to 25 Gb/s NRZ signal transmission.

Key words

laser driver / aerospace optical module / continuous time equalizer / high-pass filter / low-pass filter

Cite this article

EndNote

Ris (Procite)

Bibtex

Download Citations

LYU Chen , CHEN Lei , FENG Changlei , et al . An adaptive continue time liner equalizer for laser diode driver in the aerospace date communications[J]. Integrated Circuits and Embedded Systems. 2025, 25(1): 12-17 https://doi.org/10.20193/j.ices2097-4191.2024.0069

References

List( Publishing order | Descend order by publishing year | Descend order by cited within ) Chart analysis

[1]	T NORIMATSU, T KAWAMOTO, K KOGO, et al. 3.3 A 25 Gb/s multistandard serial link transceiver for 50 dB-loss copper cable in 28 nm CMOS[C]// 2016 IEEE International Solid-State Circuits Conference (ISSCC), 2016:60-61. Cited in this article [1]

[2]	G MAGHLAKELIDZE, S R CHAVALLA, N DIKHAMINJIA, et al. Sensitivity of NRZ and PAM4 signaling schemes to channel insertion loss deviation[C]// 2017 IEEE 26th Conference on Electrical Performance of Electronic Packaging and Systems (EPEPS), 2017:1-3. Cited in this article [1]

[3]

IEEE Standard for Ethernet-Amendment 2:Media Access Control Parameters,Physical Layers, and Management Parameters for 25 Gb/s Operation Amendment 2:Media Access Control Parameters, Physical Layers,and Management Parameters for 25 Gb/s Operation[S].IEEE Std 802.3by-2016 (Amendment to IEEE Std 802.3-2015 as amended by IEEE Std 802.3bw-2015),2016.

Cited in this article [1]

[4]	李志雄, 何慧敏, 刘丰满, 等. 4×25 Gbit/s光电收发模块的封装设计与实现[J]. 光通信研究, 2020(4). LI Z X, HE H M, LIU F M, et al. Packaging Design and Implementation of 4×25 Gbit/s Optoelectronic Transceiver Module[J]. Optical Communication Research, 2020(4) (in Chinese). Cited in this article [1]

[5]	张明科. 基于纳米工艺的高速自适应均衡技术的研究与实现[D]. 南京: 东南大学, 2015. ZHANG M K. Research and Implementation of High speed Adaptive Equalization Technology Based on Nanotechnology[D]. Nanjing: Southeast University, 2015 (in Chinese). Cited in this article [1]

[6]	C G GASCA, S C PUEYO, C A CHAGOYEN. CMOS continuous-time adaptive equalizers for high-speed serial links[M]. Springer, 2015. Cited in this article [1]

[7]	LIU J, LIN X. Equalization in high-speed communication systems[J]. IEEE Circuits and Systems Magazine, 2004, 4(2):4-17. Cited in this article [1]

[8]	W RAHMAN, D YOO, J LIANG, et al. A 22.5-to-32-Gb/s 3.2-pJ/b referenceless baud-rate digital CDR with DFE and CTLE in 28-nm CMOS[J]. IEEE Journal of Solid-State Circuits, 2017, 52(12):3517-3531. Cited in this article [1]

[9]	CHEN H, WANG D, WANG Z, et al. An 11.05 mW/Gbps Quad-Channel 1.25-10.3125 Gbps Serial Transceiver With a 2-Tap Adaptive DFE and a 3-Tap Transmit FFE in 40 nm CMOS[J]. IEEE Access, 2021, 9:70856-70867. Cited in this article [1]

[10]	CHEN D, WANG B, LIANG B, et al. A 10-Gb/s backplane transmitter with a FIR pre-emphasis equalizer to suppress ISI at data centers and edges simultaneously[C]// 2009 Canadian Conference on Electrical and Computer Engineering, 2009:1213-1216. Cited in this article [1]

[11]	朱岛. 高速自适应CTLE的研究与芯片设计[D]. 桂林: 桂林电子科技大学, 2021. ZHU D. Research and chip design of high-speed adaptive CTLE[D]. Guilin: Guilin University of Electronic Science and Technology, 2021 (in Chinese). Cited in this article [1]

[12]	PAN Q, WANG Y, LU Y, et al. An 18 Gb/s Fully Integrated Optical Receiver With Adaptive Cascaded Equalizer[J]. IEEE Journal of Selected Topics in Quantum Electronics, 2016, 22(6):361-369. Cited in this article [1]

[13]	G NIU, R KRITHIVASAN, J D CRESSLER, et al. A comparison of SEU tolerance in high-speed SiGe HBT digital logic designed with multiple circuit architectures[J]. IEEE Trans. Nucl. Sci., 2002, 49(6):3107-3114. Cited in this article [1]

[14]	J D CRESSLER. The Silicon-Heterostructure Handbook:Materials,Fabrication,Devices,Circuits,and Applications of SiGe and Si Strained-Layer Epitaxy,CRC Press, Boca Raton,FL, 2006. Cited in this article [1]