Design of low-power,large-capacity storage system based on GD32

LIU Lipeng, REN Yongfeng, WANG Jixian

Integrated Circuits and Embedded Systems ›› 2025, Vol. 25 ›› Issue (2) : 75-81.

PDF(4530 KB)
PDF(4530 KB)
Integrated Circuits and Embedded Systems ›› 2025, Vol. 25 ›› Issue (2) : 75-81. DOI: 10.20193/j.ices2097-4191.2024.0074
Research Paper

Design of low-power,large-capacity storage system based on GD32

Author information +
History +

Abstract

In response to the demand for low-power, efficient data storage solutions in embedded systems for aircraft, this paper presents the design and implementation of a storage system based on the GD32 microcontroller. This approach addresses the limitations of traditional FPGA-based storage systems, particularly regarding high cost, power consumption, and technical dependency. The system utilizes the GD32F470VGT6 as the main control unit, integrates the EXMC interface to connect external NAND Flash memory, and uses USBHS for data communication. This study describes the bad block management and storage logic for NAND Flash, along with the low-power mode management. The test results indicate that the storage system’s power consumption is approximately 70 mA during storage operations, with an average storage rate of 10.6 MB/s, achieving accurate data transmission.

Key words

embedded systems / GD32F470VGT6 / EXMC / NAND Flash / data storage

Cite this article

EndNote

Ris (Procite)

Bibtex

Download Citations
LIU Lipeng , REN Yongfeng , WANG Jixian. Design of low-power,large-capacity storage system based on GD32[J]. Integrated Circuits and Embedded Systems. 2025, 25(2): 75-81 https://doi.org/10.20193/j.ices2097-4191.2024.0074

References

List( Publishing order | Descend order by publishing year | Descend order by cited within ) Chart analysis
[1]
王越涛. 基于FPGA的遥测数据存储设计与实现[D]. 太原: 中北大学, 2023.
WANG Y T. Design and Implementation of Telemetry Data Storage Based on FPGA[D]. Taiyuan: North China University, 2023 (in Chinese).
Cited in this article [1]
[2]
刘胜, 沈学静, 王艳, 等. 基于 FPGA 的多路并行混合数据存储系统[J]. 电子器件, 2021, 44(1):77-80.
LIU S, SHEN X J, WANG Y, et al. Multi channel parallel hybrid data storage system based on FPGA[J]. Electronic Devices, 2021, 44(1):77-80 (in Chinese).
Cited in this article [1]
[3]
YANG H, LI Z, WANG J, et al. HeteroKV:A Scalable Line-rate Key-Value Store on Heterogeneous CPU-FPGA Platforms[C]// Design, Automation and Test in Europe Conference and Exhibition, 2021.
Cited in this article [1]
[4]
舒文丽, 吴云峰, 孙长胜, 等. 基于NAND Flash的海量存储器的设计[J]. 电子器件, 2012, 35(1):107-110.
SHU W L, WU Y F, SUN C S, et al. Design of Mass Storage Based on NAND Flash[J]. Electronic Devices, 2012, 35 (1):107-110 (in Chinese).
Cited in this article [1]
[5]
郭杰. 嵌入式高速存储器中数据质量控制方法分析[J]. 电子测量技术, 2019, 42(18):118-122.
GUO J. Analysis of Data Quality Control Methods in Embedded High Speed Memory[J]. Electronic Measurement Technology, 2019, 42(18):118-122 (in Chinese).
Cited in this article [1]
[6]
SONG Y, LYU Y, SHI L. Adaptive Differential Wearing for Read Performance Optimization on High-Density nand Flash Memory[J]. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 2024, 43(1):380-393.
Cited in this article [1]
[7]
王琳玮, 邵星灵, 杨卫, 等. 一种弹载数据采集存储模块设计[J]. 电子技术应用, 2019, 45(11):59-62,67.
WANG L W, SHAO X L, YANG W, et al. Design of a missile borne data acquisition and storage module[J]. Electronic Technology Application, 2019, 45(11):59-62,67 (in Chinese).
Cited in this article [1]
[8]
于吉刚, 侯伟盟, 倪文龙. 基于GD32F407的国产化电机驱动系统设计[J]. 集成电路与嵌入式系统, 2024, 24(6):61-66.
YU J G, HOU W M, NI W L. Design of Domestic Motor Drive System Based on GD32F407[J]. Integrated Circuits and Embedded Systems, 2024, 24(6):61-66 (in Chinese).
Cited in this article [1]
[9]
王西国. 开发工具SWD仿真环境设计[J]. 中国集成电路, 2024, 33(4):70-74.
WANG X G. Design of SWD simulation environment for development tool[J]. China Integrated Circuit, 2024, 33(4):70-74 (in Chinese).
Cited in this article [1]
[10]
陈玉标, 李建中, 高宏. 闪存数据管理研究综述[J]. 智能计算机与应用, 2021, 11(12):201-207,19.
CHEN Y B, LI J Z, GAO H. A review of research on flash data management[J]. Intelligent Computers and Applications, 2021, 11(12):201-207,19 (in Chinese).
Cited in this article [2]
[11]
庞彬尧. 基于STM32和USB的大容量存储器的设计[D]. 太原: 中北大学, 2020.
PANG B Y. Design of Large Capacity Memory Based on STM32 and USB[D]. Taiyuan: North China University, 2020 (in Chinese).
Cited in this article [1]
[12]
徐磊, 王保成. 基于地址映射的NAND Flash控制器设计[J]. 计算机测量与控制, 2023, 31(6):109-116,122.
XU L, WANG B C. Design of NAND Flash Controller Based on Address Mapping[J]. Computer Measurement and Control, 2023, 31(6):109-116,122 (in Chinese).
Cited in this article [1]
[13]
武慧军. 综控数据记录装置的设计与实现[D]. 太原: 中北大学, 2017.
WU H J. Design and Implementation of Integrated Control Data Recording Device[D]. Taiyuan: North China University, 2017 (in Chinese).
Cited in this article [1]
[14]
敖利丞, 孟令军, 谢宇斌, 等. 基于CH565W的图像采集系统设计[J]. 集成电路与嵌入式系统, 2024, 24(4):88-92.
Abstract
针对当前嵌入式设备图像采集装置功耗大、成本高的问题,提出了一种低成本、低功耗的实时系统设计方案。在硬件设计方面,采用OV2640 CMOS传感器作为采集前端,CH565W芯片作为主控芯片进行控制与处理,RTL8211FS作为千兆以太网物理层芯片进行数据收发。在软件设计方面,介绍了具有双缓冲模式的图像采集程序、数据收发流程以及低功耗管理程序。该系统测试结果表明,图像传输清晰流畅,功耗、成本以及实时性满足设计要求。
AO L C, MENG L J, XIE Y B, et al. Design of Image Acquisition System Based on CH565W[J]. Integrated Circuits and Embedded Systems, 2024, 24(4):88-92 (in Chinese).
Cited in this article [1]
PDF(4530 KB)

Accesses

Citation

Detail
Sections
Recommended

/

〈 〉