Dual-modal configurable software PUF based on DSP IP core

ZHENG Ziyang, WANG Pengjun, LI Gang, CHEN Bo, YANG Xinrong, LI Xiangyu

Integrated Circuits and Embedded Systems ›› 2025, Vol. 25 ›› Issue (6) : 29-38.

PDF(7534 KB)
PDF(7534 KB)
Integrated Circuits and Embedded Systems ›› 2025, Vol. 25 ›› Issue (6) : 29-38. DOI: 10.20193/j.ices2097-4191.2025.0018
Special Issue on FPGA Cutting-edge Technologies and Applied Research

Dual-modal configurable software PUF based on DSP IP core

    {{javascript:window.custom_author_en_index=0;}}
  • {{article.zuoZhe_EN}}
Author information +
History +

HeighLight

{{article.keyPoints_en}}

Abstract

{{article.zhaiyao_en}}

Key words

QR code of this article

Cite this article

EndNote

Ris (Procite)

Bibtex

Download Citations
{{article.zuoZheEn_L}}. {{article.title_en}}[J]. {{journal.qiKanMingCheng_EN}}, 2025, 25(6): 29-38 https://doi.org/10.20193/j.ices2097-4191.2025.0018

References

Publishing order | Descend order by publishing year | Descend order by cited within

References

{{article.reference}}

Funding

RIGHTS & PERMISSIONS

{{article.copyrightStatement_en}}
{{article.copyrightLicense_en}}
PDF(7534 KB)

Accesses

Citation

Detail
Sections
Recommended

/

〈 〉