基于UVM的efuse通信协议的设计与验证

郑梦瑶; 隋金雪; 张霞

doi:10.20193/j.ices2097-4191.2024.01.015

PDF(1018 KB)

集成电路与嵌入式系统 ›› 2024, Vol. 24 ›› Issue (1) : 94-98. DOI: 10.20193/j.ices2097-4191.2024.01.015

研究论文

基于UVM的efuse通信协议的设计与验证

郑梦瑶 ¹^,²^,³^,^* ,
隋金雪 ¹^,³ ,
张霞 ²

作者信息 +

Design and verification of efuse communication protocol based on UVM

ZHENG Mengyao ¹^,²^,³^,^* ,
SUI Jinxue ¹^,³ ,
ZHANG Xia ²

Author information +

文章历史 +

摘要

在集成电路制造尤其是半导体存储器的开发设计过程中经常涉及到efuse的使用,被应用于芯片保护、电路校准等多种场景。本文设计了一种自定义的efuse通信协议,并基于UVM搭建了验证平台对其功能进行验证。验证结果表明,使用该协议可以实现需求功能,并具有良好的鲁棒性。

Abstract

In the development and design process of integrated circuit manufacturing,especially semiconductor memory,the use of efuse is often involved,which is applied in various scenarios,such as chip protection,circuit calibration and so on.In the paper,a custom efuse communication protocol is proposed and a verification platform based on UVM is built to verify its functions.The validation results show that the requirement functionality can be achieved with this protocol and has good robustness.

导出引用

郑梦瑶, 隋金雪, 张霞. 基于UVM的efuse通信协议的设计与验证[J]. 集成电路与嵌入式系统. 2024, 24(1): 94-98 https://doi.org/10.20193/j.ices2097-4191.2024.01.015

ZHENG Mengyao, SUI Jinxue, ZHANG Xia. Design and verification of efuse communication protocol based on UVM[J]. Integrated Circuits and Embedded Systems. 2024, 24(1): 94-98 https://doi.org/10.20193/j.ices2097-4191.2024.01.015

中图分类号： TP31 (计算机软件)

参考文献

列表( 原文顺序 | 文献年度倒序 | 文中引用次数倒序 ) 可视化分析

[1]	林伟峰, 施隆照, 魏陈鸿, 等. ALU模块的UVM验证[J]. 中国集成电路, 2022, 31(11):30-37. LIN W F, SHI L ZH, WEI CH H, et al. UVM Verification of ALU Modules[J]. China Integrated Circuit Journal, 2022, 31(11):30-37 (in Chinese). 本文引用 [3]

[2]	田敏志. 基于28 nm低功耗工艺的2 Kbits eFuse IP设计[D]. 杭州: 浙江大学, 2021. TIAN M ZH. 2Kbits eFuse IP Design Based on 28nm Low Power Process[D]. Hangzhou: Zhejiang University, 2021 (in Chinese). 本文引用 [1]

[3]	晏颖, 曹玉升, 张睿. eFuse失效分析与可靠性电路设计[J]. 电子技术应用, 2023, 49(1):26-31. YAN Y, CAO Y SH, ZHANG R. e Fuse Failure Analysis and Reliability Circuit Design[J]. Electronic Technology Applications, 2023, 49(1):26-31 (in Chinese). 本文引用 [1]

[4]	张小鹏. 基于UVM的IIC总线设计与验证[D]. 西安: 西安电子科技大学, 2021. ZHANG X P. Design and Verification of IIC Bus Based on UVM[D]. Xi'an: Xidian University, 2021 (in Chinese). 本文引用 [1]

[5]	马彬, 刘威. SoC芯片上AXI总线IP验证[J]. 电子设计工程, 2023, 31(13):56-60. MA B, LIU W. AXI Bus IP Verification on SOC Chips[J]. Electronic Design Engineering, 2023, 31(13):56-60 (in Chinese). 本文引用 [1]

[6]	杜越, 郑杰良, 吴益然. 基于UVM的SoC系统级外设验证平台设计[J]. 中国集成电路, 2022, 31(6):37-43. DU Y, ZHENG J L, WU Y R. Design of a SoC system level peripheral verification platform based on UVM[J]. China Integrated Circuit Journal, 2022, 31(6):37-43 (in Chinese). 本文引用 [1]

[7]	Nagesh K A, Shilpa D. Verification of SerDes design using UVM methodology[C]// In Proceeding of Fifth International Conference on Microelectronics,Computing and Communication Systems, 2021:607-616. 本文引用 [1]

[8]	高乘源. 高性能FPGA芯片的安全方案研究与设计[D]. 西安: 西安电子科技大学, 2022. GAO CH Y. Research and design of security solutions for high-performance FPGA chips[D]. Xi'an: Xidian University, 2022 (in Chinese). 本文引用 [1]

[9]	武建宏, 左卫松. 基于55 nm工艺大容量EFUSE烧写特性研究[J]. 集成电路应用, 2018, 35(6):29-32. WU J H, ZUO W S. Research on the Burning and Writing Characteristics of High Capacity EFUSE Based on the 55nm Process[J]. Integrated Circuit Applications, 2018, 35(6):29-32 (in Chinese). 本文引用 [1]

[10]	相光超. 基于UVM的AXI-APB总线桥验证平台的设计与实现[D]. 烟台: 山东工商学院, 2023. XIANG G CH. Design and Implementation of AXI-APB Bus Bridge Verification Platform Based on UVM[D]. Yantai: Shandong Technology and Business University, 2023 (in Chinese).

[11]	卢喆. 基于UVM的无线接收机验证平台设计与实现[D]. 南京: 东南大学, 2022. LU ZH. Design and Implementation of a Wireless Receiver Verification Platform Based on UVM[D]. Nanjing: Southeast University, 2022 (in Chinese).

[12]	毛国栋. 基于UVM的AHB-APB桥模块验证[D]. 太原: 中北大学, 2023. MAO G D. Verification of AHB-APB Bridge Module Based on UVM[D]. Taiyuan: North University of China, 2023 (in Chinese).

[13]	常琳琳, 于哲, 周舜民, 等. 基于高性能安全存储芯片的SATA通路验证[J]. 计算机系统应用, 2023, 32(5):338-343. CHANG L L, YU ZH, ZHOU SH M, et al. SATA Path Verification Based on High Performance Secure Storage Chips[J]. Computer System Applications, 2023, 32(5):338-343 (in Chinese).

[14]	张银婷. QDR SRAM存储器的设计与验证[D]. 西安: 西安电子科技大学, 2020. ZHANG Y T. Design and Verification of QDR SRAM Memory[D]. Xi'an: Xidian University, 2020 (in Chinese). 本文引用 [1]

[15]	江青骏. 基于FPGA的I2C和SSPI总线配置系统的设计与实现[D]. 西安: 西安电子科技大学, 2020. JIANG Q J. Design and Implementation of I2C and SSPI Bus Configuration System Based on FPGA[D]. Xi'an: Xidian University, 2020 (in Chinese). 本文引用 [3]

[16]	郑志亮, 程雯, 王先兰. 基于RISC-V处理器执行单元的高效灵活验证平台设计[J]. 电子设计工程, 2023, 31(7):124-131. ZHENG ZH L, CHENG W, WANG X L. Design of an Efficient and Flexible Verification Platform Based on RISC-V Processor Execution Unit[J]. Electronic Design Engineering, 2023, 31(7):124-131 (in Chinese). 本文引用 [1]