一种面向NoC与闪存控制器的通信接口设计

李庆鑫; 魏敬和; 高营; 韩玉洁; 鞠虎; 蔡树军; 蒋剑飞

doi:10.20193/j.ices2097-4191.2025.0052

PDF(3519 KB)

集成电路与嵌入式系统 ›› 2025, Vol. 25 ›› Issue (8) : 64-73. DOI: 10.20193/j.ices2097-4191.2025.0052

新兴计算芯片设计研究专刊

一种面向NoC与闪存控制器的通信接口设计

李庆鑫 ¹^,²^,³^,^* ,
魏敬和 ¹^,²^,³ ,
高营 ¹^,²^,³ ,
韩玉洁 ¹^,²^,³ ,
鞠虎 ¹^,²^,³ ,
蔡树军 ¹^,² ,
蒋剑飞 ⁴

作者信息 +

Communication interface design for NoC and Flash controller

LI Qingxin ¹^,²^,³^,^* ,
WEI Jinghe ¹^,²^,³ ,
GAO Ying ¹^,²^,³ ,
HAN Yujie ¹^,²^,³ ,
JU Hu ¹^,²^,³ ,
CAI Shujun ¹^,² ,
JIANG Jianfei ⁴

Author information +

文章历史 +

摘要

设计了一种面向NoC与闪存控制器的通信接口,主要包含请求路径模块、协议转换模块和响应路径模块。请求路径模块可对NoC发送的请求数据包完成数据校验和跨时钟域处理,协议转换模块将处理后的数据包转换成AHB总线信号形式的配置指令,对闪存控制器完成配置进而控制闪存存储设备完成擦除、读、写操作。当闪存存储设备产生响应数据时,协议转换模块将接收到的响应数据打包为响应数据包,经由响应路径模块反馈给NoC。该通信接口可以提高NoC与闪存控制器之间的数据包传输效率,解决了多芯粒互联的数据包高效传输交互的问题,为多芯粒集成技术的发展提供技术基础。

Abstract

A communication interface for NoC and Flash controller is designed, mainly consisting of request path module, protocol conversion module and response path module. The request path module can complete data verification and cross-clock processing of the request packet sent by NoC. The protocol conversion module converts the processed packet into configuration instructions in the form of AHB bus signal, configuring the Flash controller and controlling the Flash storage device to complete erasing, reading and writing operations. When Flash storage devices generate response data, the protocol conversion module packs the received response data into response packets and feeds it back to NoC through the response path module. This communication interface can improve the packet transmission efficiency between NoC and Flash controller to solve the difficulties of efficient packet transmission interaction of multi-chiplet interconnected data, providing the technical foundation for the development of multi-chiplet integration technology.

导出引用

李庆鑫, 魏敬和, 高营, 等. 一种面向NoC与闪存控制器的通信接口设计[J]. 集成电路与嵌入式系统. 2025, 25(8): 64-73 https://doi.org/10.20193/j.ices2097-4191.2025.0052

LI Qingxin, WEI Jinghe, GAO Ying, et al. Communication interface design for NoC and Flash controller[J]. Integrated Circuits and Embedded Systems. 2025, 25(8): 64-73 https://doi.org/10.20193/j.ices2097-4191.2025.0052

中图分类号： TP2 (自动化技术及设备)

参考文献

列表( 原文顺序 | 文献年度倒序 | 文中引用次数倒序 ) 可视化分析

[1]	权良华, 王艺霖, 黎思越, 等. 基于RISC-V和可重构智能加速核的异构SoC系统设计[J]. 电子与封装, 2024, 24(9):59-65. QUAN L H, WANG Y L, LI S Y, et al. Heterogeneous SoC System Design Based on RISC-V and Reconfigurable Intelligent Acceleration Core[J]. Electronics and Packaging, 2024, 24(9):59-65 (in Chinese). 本文引用 [1]

[2]	AGARWAL A, ISKANDER C, SHANKAR R. Survey of network on chip (noc) architectures & contributions[J]. Journal of Engineering,Computing and Architecture, 2009, 3(1):21-27. 本文引用 [1]

[3]	MONEMI A, OOI C Y, MARSONO M N. Low latency network on-chip router microarchitecture using request masking technique[J]. International Journal of Reconfigurable Computing, 2015, 2015(1):2. 本文引用 [1]

[4]	ALI M, WELZL M, ZWICKNAGL M. Networks on chips:scalable interconnects for future systems on chips[C]// 2008 4th European Conference on Circuits and Systems for Communications, Bucharest, Romania, 2008:240-245. 本文引用 [1]

[5]	DAYA B K, CHEN C H O, SUBRAMANIANS, et a1. SCORPIO:A 36-core research chip demonstrating Snoopy coherence on a scalable mesh NoC with in-network ordering[J]. ACM SIGARCH Computer Architecture News, 2014, 42(3):25-36. 本文引用 [1]

[6]	何甜. 面向多片上网络跨芯片互连的容错方法研究与实现[D]. 成都: 电子科技大学, 2023. HE T. Research and Implementation of Fault-Tolerant Methods for Multi-Chip Interconnection in Network-on-Chip[D]. Chengdu: University of Electronic Science and Technology of China, 2023 (in Chinese). 本文引用 [1]

[7]	李贞妮, 李晶皎, 王爱侠, 等. 片上网络跨时钟域的高速数据通信接口设计[J]. 单片机与嵌入式系统应用, 2018, 18(3):13-18. LI Z N, LI J J, WANG A X, et al. High-Speed Data Communication Interface Design for Network-on-Chip Across Clock Domains[J]. Microcontrollers & Embedded Systems Applications, 2018, 18(3):13-18 (in Chinese). 本文引用 [1]

[8]	侯翔云. 片上网络接口可靠性设计研究[D]. 成都: 电子科技大学, 2018. HOU X Y. Research on Reliability Design of Network-on-Chip Interface[D]. Chengdu: University of Electronic Science and Technology of China, 2018 (in Chinese). 本文引用 [1]

[9]	中国电子科技集团公司第五十八研究所. 芯粒间互联通信协议: T/CIE 192-2023. 2024-01-01. China Electronics Technology Group Corporation Fifty-Eighth Research Institute. Inter-core Interconnect Communication Protocol: T/CIE 192-2023. 2024-01-01 (in Chinese). 本文引用 [1]

[10]	王胜, 屈凌翔. 基于NoC的网络接口设计[J]. 电子与封装, 2017, 17(9):5. WANG S, QU L X. Network Interface Design Based on NoC[J]. Electronics and Packaging, 2017, 17(9):5 (in Chinese). 本文引用 [1]

[11]	戚纪晨. 高性能片上网络通信接口关键技术研究[D]. 北京: 中国科学院大学, 2022. QI J C. Research on Key Technologies of High-Performance Network-on-Chip Communication Interface[D]. Beijing: University of Chinese Academy of Sciences, 2022 (in Chinese). 本文引用 [1]

[12]	曹小天. 基于ONFI4.2协议的NAND Flash接口控制器设计[D]. 北京: 中国科学院大学, 2021. CAO X T. Design of NAND Flash Interface Controller Based on ONFI4.2 Protocol[D]. Beijing: University of Chinese Academy of Sciences, 2021 (in Chinese). 本文引用 [1]

[13]	中国电子科技集团公司第五十八研究所. 面向片上网络与Nand Flash控制器的通信接口:CN202311631490.0[P]. 2024-04-02. China Electronics Technology Group Corporation Fifty-Eighth Research Institute. Communication Interface for Network-on-Chip and Nand Flash Controller:CN202311631490.0[P].2024-04-02 (in Chinese). 本文引用 [1]

[14]

中国电子科技集团公司第五十八研究所. 一种面向片上网络与NAND FLASH控制器的内存管理通信接口:CN202410603506.5[P].2024-08-23.

China Electronics Technology Group Corporation Fifty-Eighth Research Institute. A Memory Management Communication Interface for Network-on-Chip and NAND FLASH Controller: CN202410603506.5[P]. 2024-08-23 (in Chinese).

本文引用 [1]

[15]	郭振江, 王焕东, 张福新, 等. 模块化片上系统中高级可扩展接口的死锁避免[J]. 电子与信息学报, 2023, 45(9):3175-3183. GUO Z J, WANG H D, ZHANG F X, et al. Deadlock Avoidance in Advanced Scalable Interface for Modular System-on-Chip[J]. Journal of Electronics & Information Technology, 2023, 45(9):3175-3183 (in Chinese). 本文引用 [1]

[16]	吕若莹. 基于片上网络的高密度数据采集系统研究[D]. 成都: 电子科技大学, 2022. LYU R Y. Research on High-Density Data Acquisition System Based on Network-on-Chip[D]. Chengdu: University of Electronic Science and Technology of China, 2022 (in Chinese). 本文引用 [1]

[17]	王进祥, 孙思月, 付方发. 片上网络接口设计与分析[C]// 第十三届计算机工程与工艺会议)论文集, 2009:167-171. WANG J X, SUN S Y, FU F F, et al. Design and Analysis of Network-on-Chip Interface[C]// Proceedings of the 13th Conference on Computer Engineering and Technology, 2009:167-171 (in Chinese). 本文引用 [1]

[18]	中电科申泰信息科技有限公司. 基于SIP技术的集成NandFlash颗粒SATA接口控制器以及方法:CN202210042660.0[P]. 2022-04-22. Zhongdianke Shentai Information Technology Co., Ltd. Integrated NandFlash Particle SATA Interface Controller and Method Based on SIP Technology:CN202210042660.0[P].2022-04-22 (in Chinese). 本文引用 [1]

[19]

鞠虎, 田青, 高营, 等. 面向RapidIO控制器与片上网络的转换接口设计[J]. 集成电路与嵌入式系统, 2024, 24(3):40-45.

摘要

随着嵌入式处理器性能的不断提升,传统的并行总线互联方案已不能满足日益增长的带宽需求。RapidIO技术缓解了传统互联总线性能缓慢增长和处理器性能高速发展之间的矛盾,同时,片上网络也已成为多核体系结构中最常用的互联结构。为了实现两者之间的数据交互,设计了一种面向RapidIO控制器与片上网络的转换接口,可实现RapidIO控制器的AXI协议到片上网络内部包传输的转换,满足RapidIO设备读/写操作的需求。仿真结果表明,转换接口功能正确、完整,符合设计要求。

, TIAN

, GAO

, et al. Design of Conversion Interface for RapidIO Controller and Network-on-Chip[J]. Integrated Circuits & Embedded Systems, 2024, 24(3):40-45 (in Chinese).

本文引用 [1]

[20]	韩玉洁, 魏敬和, 鞠虎, 等. 面向片上网络和DDR3控制器的网络接口的设计与实现[J]. 微电子学与计算机, 2024(5). HAN Y J, WEI J H, JU H, et al. Design and Implementation of Network Interface for Network-on-Chip and DDR3 Controller[J]. Microelectronics & Computer, 2024(5) (in Chinese). 本文引用 [1]