一种高可靠性片上网络电路设计与实现

王明杰, 魏敬和, 高营, 鞠虎, 奚琦

集成电路与嵌入式系统 ›› 0

集成电路与嵌入式系统 ›› 0 DOI: 10.20193/j.ices2097-4191.2026.0048

一种高可靠性片上网络电路设计与实现

  • 王明杰, 魏敬和, 高营, 鞠虎, 奚琦
作者信息 +

Design and Implementation of a High Reliablility Network On Chip Circuit

Author information +
文章历史 +

摘要

片上网络因其高集成度、强扩展性、低功耗等优点,广泛用于片上通信。文章设计并实现了一种高可靠性双层片上网络电路,通过两层片上网络的冗余设计,一层片上网络用于正常数据传输,另一层用于超时重传,并对事件包的一些关键路由控制信息(如微片类型编码信息、目的路由器节点信息、NoC编号等)采用三模冗余的方法提高抗干扰能力,对所携带的地址信息、数据信息采用奇偶检验的方式来保证数据传输的正确性。通过仿真验证了该高可靠性双层片上网络电路功能的正确性且具有良好的容错性能。

Abstract

Network-on-Chip (NoC) has been widely adopted for on-chip communication due to its advantages of high integration, strong scalability, and low power consumption. This paper designs and implements a highly reliable dual-layer Network-on-Chip circuit. A redundant architecture is adopted via two NoC layers: one layer is used for normal data transmission, while the other layer is dedicated to timeout retransmission. To enhance anti-interference capability, triple modular redundancy (TMR) is applied to key routing control information of event packets, including flit type coding, destination router node information, and NoC ID. Meanwhile, parity check is used for the carried address and data information to ensure the correctness of data transmission. Simulation results verify that the proposed highly reliable dual-layer NoC circuit achieves correct functional behavior and excellent fault-tolerant performance.

关键词

片上网络 / 路由器 / 超时重传 / 容错 / 可靠性

Key words

NoC / router / timeout retransmission / fault-tolerant / reliability

引用本文

导出引用
王明杰, 魏敬和, 高营, 鞠虎, 奚琦. 一种高可靠性片上网络电路设计与实现[J]. 集成电路与嵌入式系统. 0 https://doi.org/10.20193/j.ices2097-4191.2026.0048
Design and Implementation of a High Reliablility Network On Chip Circuit[J]. Integrated Circuits and Embedded Systems. 0 https://doi.org/10.20193/j.ices2097-4191.2026.0048

基金

国家自然科学基金联合基金项目(U24B6015); 江苏省揭榜挂帅项目(BE2023005)

Accesses

Citation

Detail

段落导航
相关文章

/