面向低空飞行器惯性导航的14位40 MSa/s流水线ADC

姜智翰, 马洋, 许逸鸿, 文衔山, 傅仁杰, 李佩朔, 伍连博

集成电路与嵌入式系统 ›› 2026, Vol. 26 ›› Issue (10) : 45-57.

PDF(17377 KB)
PDF(17377 KB)
集成电路与嵌入式系统 ›› 2026, Vol. 26 ›› Issue (10) : 45-57. DOI: 10.20193/j.ices2097-4191.2026.0071
空天智联专刊:面向低空经济的集成电路与机载系统创新研究

面向低空飞行器惯性导航的14位40 MSa/s流水线ADC

作者信息 +

A 14-bit 40-MSa/s pipeline ADC for inertial navigation of low-altitude aircraft

Author information +
文章历史 +

摘要

针对低空飞行器对高机动性、强干扰环境的适应需求,其惯性导航系统对核心传感单元的精度与可靠性提出了严苛要求。选择光纤陀螺作为惯性导航系统的核心传感单元时,陀螺内部信号处理链路对模/数转换器提出了高速、宽动态范围、小型化及强环境鲁棒性的要求。基于对光纤陀螺中常用的进口ADC芯片AD9245实现国产替换的考虑,设计了一款14位采样精度、40 MSa/s转换速率的流水线模/数转换器,与AD9245相比,设计特色在于:①面向光纤陀螺的应用需求,重点考虑了ADC在复杂环境下的高稳定性及鲁棒性;②将差分输入摆幅与共模电平解耦为两个独立的可调参量,适配不同前端驱动电路,提升ADC在光纤陀螺中的通用性;③设计了覆盖流水线各级偏置电流、采样保持与首级放大器、时钟延时、非交叠时间、片上稳压器及参考电压的全链路模拟域多参数可编程修调机制,可以提升针对不同光路、算法的组合适配性。所设计电路采用130 nm CMOS工艺实现流片验证,测试结果表明:在40 MS/s采样率、输入信号为10 MHz时,模/数转换器的信噪比SNR为65.91 dB,无杂散动态范围SFDR为78.87 dBc,有效位数为10.66,工作时整体功耗为369 mW。所设计的模/数转换器提供了面向光纤陀螺闭环调制系统的国产化方案,可在低空飞行器惯性导航中提供高可靠的数据转换。

Abstract

Low-altitude aircraft operating under highly dynamic flight conditions and strong interference environments impose stringent requirements on the accuracy and reliability of inertial navigation systems (INSs) and their core sensing units. When a fiber optic gyroscope (FOG) is selected as the core sensing unit of the inertial navigation system, the internal signal processing chain of the gyroscope requires the analog-to-digital converter (ADC) to provide high speed, wide dynamic range, miniaturization, and robust environmental resilience. To replace the imported ADC chip AD9245 commonly employed in fiber optic gyroscopes, this paper presents a 14-bit, 40 MSa/s pipelined analog-to-digital converter to satisfy the aforementioned system-level application requirements. Compared with the AD9245, this proposed design: (1) prioritizes high robustness under complex environments as its primary design objective to satisfy the application requirements of FOGs; (2) decouples the differential input swing and the common-mode level into two independently adjustable parameters, accommodating various front-end drivers and improving ADC versatility in FOG systems; and (3) implements a full-link analog-domain programmable trimming scheme covering the bias currents of all pipeline stages, the sample-and-hold (S/H) and front-end amplifier, clock delay, non-overlapping timing, on-chip LDO, and reference voltage, enhancing adaptability to different optical paths and algorithms..Fabricated and verified in a 130 nm CMOS process, the measured results demonstrate that at a 40 MSa/s sampling rate with a 10 MHz input signal, the ADC achieves a signal-to-noise ratio (SNR) of 65.91 dB, a spurious-free dynamic range (SFDR) of 78.87 dBc, an effective number of bits (ENOB) of 10.66 bits, with a total power consumption of 369 mW. The proposed ADC provides a domestic solution for the closed-loop modulation system of fiber optic gyroscopes, offering highly reliable data conversion for inertial navigation in low-altitude aircraft.

关键词

低空经济 / 飞行器惯性导航 / 流水线模/数转换器 / 低温漂带隙基准源 / 占空比稳定电路 / 可靠性设计

Key words

low-altitude economy / inertial navigation of low-altitude aircraft / pipelined analog-to-digital converter / low-drift bandgap reference / duty-cycle- stabilization circuit / reliability design

引用本文

导出引用
姜智翰, 马洋, 许逸鸿, 等. 面向低空飞行器惯性导航的14位40 MSa/s流水线ADC[J]. 集成电路与嵌入式系统. 2026, 26(10): 45-57 https://doi.org/10.20193/j.ices2097-4191.2026.0071
Jiang Zhihan, Ma Yang, Xu Yihong, et al. A 14-bit 40-MSa/s pipeline ADC for inertial navigation of low-altitude aircraft[J]. Integrated Circuits and Embedded Systems. 2026, 26(10): 45-57 https://doi.org/10.20193/j.ices2097-4191.2026.0071
中图分类号: TN43 (半导体集成电路(固体电路))    TP212 (发送器(变换器)、传感器)   

参考文献

[1]
Hayat S, Yanmaz E, Muzaffar R. Survey on Unmanned Aerial Vehicle Networks for Civil Applications: A Communications Viewpoint[J]. IEEE Communications Surveys & Tutorials, 2016, 18(4):2624-2661.
[2]
Mozaffari M, Saad W, Bennis M, et al. A Tutorial on UAVs for Wireless Networks:Applications, Challenges, and Open Problems[J]. IEEE Communications Surveys & Tutorials, 2019, 21(3):2334-2360.
[3]
Walden R H. Analog-to-digital converter survey and analysis[J]. IEEE Journal on Selected Areas in Communications, 1999, 17(4):539-550.
[4]
Lewis S H, Gray P R. A pipelined 5-Msample/s 9-bit analog-to-digital converter[J]. IEEE Journal of Solid-State Circuits, 1987, 22(6):954-961.
[5]
Song B S, Tompsett M F, Lakshmikumar K R. A 12-bit 1-Msample/s capacitor error-averaging pipelined A/D converter[J]. IEEE Journal of Solid-State Circuits, 1988, 23(6):1324-1333.
[6]
Karanicolas A N, Lee H S, Barcrania K L. A 15-b 1-Msample/s digitally self-calibrated pipeline ADC[J]. IEEE Journal of Solid-State Circuits, 1993, 28(12):1207-1215.
[7]
Galton I. Digital cancellation of D/A converter noise in pipelined A/D converters[J]. IEEE Transactions on Circuits and Systems II:Analog and Digital Signal Processing, 2000, 47(3):185-196.
[8]
Li J, Moon U K. Background calibration techniques for multistage pipelined ADCs with digital redundancy[J]. IEEE Transactions on Circuits and Systems II:Analog and Digital Signal Processing, 2003, 50(9):531-538.
[9]
Siragusa E, Galton I. A digitally enhanced 1.8-V 15-bit 40-M Sample/s CMOS pipelined ADC[J]. IEEE Journal of Solid-State Circuits, 2004, 39(12):2126-2138.
[10]
Chiu Y, Gray P R, Nikolic B. A 14-b 12-MSa/s CMOS pipeline ADC with over 100-dB SFDR[J]. IEEE Journal of Solid-State Circuits, 2004, 39(12):2139-2151.
[11]
Wang X, Hurst P J, Lewis S H. A 12-bit 20-Msample/s pipelined analog-to-digital converter with nested digital background calibration[J]. IEEE Journal of Solid-State Circuits, 2004, 39(11):1799-1808.
[12]
Bardsley S, Dillon C, Kummaraguntla R, et al. A 100-dB SFDR 80-MSPS 14-Bit 0.35-um BiCMOS Pipeline ADC[J]. IEEE Journal of Solid-State Circuits, 2006, 41(9):2144-2153.
[13]
Ali A M A, Dillon C, Sneed R, et al. A 14-bit 125 MSa/s IF/RF Sampling Pipelined ADC With 100 dB SFDR and 50 fs Jitter[J]. IEEE Journal of Solid-State Circuits, 2006, 41(8):1846-1855.
[14]
Iroaga E, Murmann B. A 12-Bit 75-MSa/s Pipelined ADC Using Incomplete Settling[J]. IEEE Journal of Solid-State Circuits, 2007, 42(4):748-756.
[15]
Lee Z M, Wang C Y, Wu J T. A CMOS 15-bit 125-MSa/s Time-Interleaved ADC With Digital Background Calibration[J]. IEEE Journal of Solid-State Circuits, 2007, 42(10):2149-2160.
[16]
Qi W, Yin X M, Han D D, et al. A 12-bit 40 MSa/s pipelined ADC with over 80 dB SFDR[J]. Journal of Semiconductors, 2010, 31(2):025007.
[17]
Shao J J, Li W T, Sun C, et al. A digital background calibration algorithm of a pipeline ADC based on output code calculation[J]. Journal of Semiconductors, 2012, 33(11):115010.
[18]
Zheng X Q, Wang Z J, Li F L, et al. A 14-bit 250 MSa/s IF Sampling Pipelined ADC in 180 nm CMOS Process[J]. IEEE Transactions on Circuits and Systems I: Regular Papers, 2016, 63(9):1381-1392.
[19]
Zhang Y T, Chen B, Ma H P. A sample and hold circuit for pipelined ADC[J]. Journal of Semiconductors, 2018, 39(11):115002.
[20]
Cao H F, Yu Z G, Deng H H, et al. A reference voltage source and its output buffer for pipeline ADC[C]// 2014 International Conference on Anti-Counterfeiting, Security and Identification (ASID).Piscataway:IEEE, 2014:1-5.

责任编辑: 薛士然
PDF(17377 KB)

Accesses

Citation

Detail

段落导航
相关文章

/

〈 〉