基于千兆以太网的高速智能存储系统设计*

闫文璇, 张会新, 孔祥博, 王洋, 姚玉林

集成电路与嵌入式系统 ›› 2023, Vol. 23 ›› Issue (11) : 88-91.

PDF(1357 KB)
PDF(1357 KB)
集成电路与嵌入式系统 ›› 2023, Vol. 23 ›› Issue (11) : 88-91.
应用精选

基于千兆以太网的高速智能存储系统设计*

  • 闫文璇1, 张会新1, 孔祥博1, 王洋1, 姚玉林2
作者信息 +

Design of High-speed Intelligent Storage Technology Based on Gigabit Ethernet

  • Yan Wenxuan1, Zhang Huixin1, Kong Xiangbo1, Wang Yang1, Yao Yulin2
Author information +
文章历史 +

摘要

为了准确、完整地记录导弹在发射与飞行过程中的各种状态参数,并且对存储数据进行高速回收处理,设计了一种基于千兆以太网的高速智能存储系统。该系统以FPGA为控制中心,将PCM数据码流接收后经过编码解析存入Flash,最后通过千兆以太网、RS422多模式接口将数据快速回传至上位机显示。经试验验证,该智能存储系统具有传输速率高、抗干扰能力强、可靠性高等特点,能够满足弹载数据存储测试的要求,目前已成功应用于某弹射试验弹弹载数据测试中。

Abstract

In order to accurately and completely record various state parameters of missiles during launch and flight,and recycle the stored data at high speed,a high-speed intelligent storage system based on Gigabit Ethernet is designed.The system takes FPGA as the control center,after receiving PCM data stream,it is encoded and parsed and stored in Flash.Finally,the data is quickly read and sent back to the upper computer for display through Gigabit Ethernet and RS422 multi-mode interface.The experiment results show that the intelligent storage system has the characteristics of fast transmission rate,strong anti-interference ability and high reliability,and can meet the requirements of missile-borne data storage and testing.At present,it has been successfully applied to the missile-borne data testing of an ejection test.

关键词

断电续存 / 千兆以太网 / Flash / PCM编码

Key words

survive a power failure / Gigabit Ethernet / Flash / PCM coding

引用本文

导出引用
闫文璇, 张会新, 孔祥博, 王洋, 姚玉林. 基于千兆以太网的高速智能存储系统设计*[J]. 集成电路与嵌入式系统. 2023, 23(11): 88-91
Yan Wenxuan, Zhang Huixin, Kong Xiangbo, Wang Yang, Yao Yulin. Design of High-speed Intelligent Storage Technology Based on Gigabit Ethernet[J]. Integrated Circuits and Embedded Systems. 2023, 23(11): 88-91
中图分类号: TN919.5   

参考文献

[1] 孙晓磊,王红亮,陈航.基于FPGA的双FLASH数据记录器设计与实现[J].电子测量技术,2021,44(23):36-41.
[2] 王国忠,刘磊,储成群,等.基于USB3.0高速图像数据传输系统设计[J].仪表技术与传感器,2019(3):106-109,113.
[3] 李锦明,郑志旺.基于LVDS和USB3.0的高速数据传输接口的设计[J].电子测量技术,2021,44(7):1-6.
[4] 赵晓阳,张会新,薛伟钊,等.基于LVDS的光电转换式长线数据传输链路设计[J].电子测量技术,2021,44(23):126-130.
[5] 乔锐,翟成瑞,张彦军.一种LVDS高速数据传输电路[J].电子器件,2021,44(2):312-315.
[6] 洪明森,洪应平,刘欣,等.采用eMMC的高可靠性存储系统设计[J].单片机与嵌入式系统应用,2023,23(2):83-87.
[7] 陈航,严帅,薛伟钊,等.基于千兆以太网的多节点数据采集系统[J].仪表技术与传感器,2021(12):71-74,80.
[8] 古月,姜威,刘跃泽,等.基于ZYNQ的千兆以太网数据记录器设计[J].测控技术,2022,41(5):94-99.
[9] 王琳玮,邵星灵,杨卫,等.一种弹载数据采集存储模块设计[J].电子技术应用,2019,45(11):59-62,67.
[10] 菅少坤,张会新.具有断电续存功能固态存储器的设计[J].电子器件,2015,38(3):592-596.
[11] 张耀峰,李大全,严帅,等.高速PCM图像数据存储器[J].电子器件,2017,40(1):49-54.
[12] 郭涛,石帅,原景超,等.高速存储的弹载数据采集设备设计[J].兵器装备工程学报,2020,41(6):160-163.
[13] 刘跃泽,熊继军,洪应平.抗高过载千兆以太网数据记录器设计[J].现代电子技术,2022,45(18):97-101.
[14] 文丰,韩冰,袁小康.基于千兆以太网的FPGA远距离在线更新设计[J].电子设计工程,2022,30(24):60-63.
[15] Nishimura Ryutaro,Kishimoto Shunji,Arai Yasuo,et al.Development of anewhigh-speed data acquisition system prototype for SOI pixel detector using SiTCP-XG,a10-gigabit Ethernet network processor[J].Journal of Physics:Conference Series,2022,2374(1).
[16] Hua Wang,He Bian,Hao Wang,et al.FPGA Applied in Hardware Computer Aided Design of Gigabit Ethernet Data Acquisition System[J].Journal of Physics:ConferenceSeries,2021,2033(1).

基金

*国家自然科学基金青年科学基金项目资助(51705475)

PDF(1357 KB)

Accesses

Citation

Detail

段落导航
相关文章

/