PDF(1102 KB)
PDF(1102 KB)
PDF(1102 KB)
在FPGA上实现对RS译码器的优化设计
Optimization Design of RS Decoder Based on FPGA
{{custom_editor}},
| {{custom_ref.label}} |
{{custom_citation.content}}
{{custom_citation.annotation}}
|
/
| 〈 |
|
〉 |