为了填补SW在低功耗管理核心方面的空白,基于SW64E自主指令集,遵循简单高效的原则,研究设计了一款低功耗嵌入式太湖-1(TH-1) SoC。围绕TH-1 SoC,进一步设计了由AXI总线、APB总线、UART通用串行总线、SPI MASTER控制器、SRAM/DDR4控制器和时钟复位模块组成的TH-1 SoC最小系统。利用TH-1 SoC原型系统,不仅验证了TH-1 SoC的正确性,而且为TH-1 SoC在低功耗嵌入式应用领域奠定了基础。
Abstract
To fill the gap of SW in low-power management core,a low-power embedded Taihu-1(TH-1) core following the principle of simple and efficient design is designed based on “SW64E” autonomous instruction set.Focusing on the TH-1 core,the TH-1 SoC minimum system composed of AXI bus,APB bus,UART universal serial bus,SPI MASTER controller,SRAM/DDR4 controller and clock reset module is further designed.The TH-1 SoC system not only verifies the correctness of the TH-1 core,but also lays the foundation for the TH-1 core in the field of low-power embedded application.
关键词
SW64E /
TH-1 SoC /
嵌入式SoC /
FPGA
Key words
SW64E /
TH-1 core /
embedded SoC /
FPGA
{{custom_sec.title}}
{{custom_sec.title}}
{{custom_sec.content}}
参考文献
[1] Kyung H,Park G,Kwak J W,et al.Design and implementation of Performance Analysis Unit (PAU) for AXI-based multi-core System on Chip (SoC)[J].Microprocessors and Microsystems,2010,34(2-4):102-116.
[2] 赵谦,邓豹,刘婷婷.嵌入式可重构信号处理计算机技术[J].计算机工程与设计,2020,41(11):3289-3293.
[3] Oveis G M,Khan G N.Reconfigurable on-chip interconnection networks for high performance embedded SoC design[J].Journal of Systems Architecture,2020(106):101711.
[4] 张丽媛,章军,陈新华.三种SoC片上总线的分析与比较[J].山东科技大学学报(自然科学版),2005(2):66-69.
[5] 侯秋菊,沈海华.IP可重用的AMBA AXI总线验证平台设计与实现[J].计算机工程与设计,2008(7):1713-1715,1753.
[6] Pradeep S,Laxmi C.Design and verification environment for AMBA AXI protocol SoC integration [J].Techol,2014(3):338-343.
[7] Zhe H U,Zhang J,Luo X.A novel design of design of efficient multichannel UART controller based on FPGA[J].Chinese Journal of Aeronautics,2007,20(1):66-74.
[8] 马金平.基于UART串口的多机通讯[J].山东大学学报(工学版),2020,50(3):24-30.
[9] Deepu S P,Kini R.Design and implementation of a signal processing ASIC for digital hearing aids[J].Microprocessors and Microsystems,2022(93):104616.
[10] Wazlowski M,Adiga N,Beece D,et al.Verification strategy for the Blue Gene/L chip[J].IBM Journal of Research and Development,2005,49(2/3):303-318.
[11] 李哲,田泽,杨峰,等.基于AFDX网络终端系统SoC的FPGA原型验证[J].航空计算机技术,2010,40(2):130-134.
[12] 朱英,陈诚,徐晓红,等.一款多核处理器FPGA验证平台的设计与实现[J].计算机研究与发展,2014,51(6):1295-1303.
PDF(1610 KB)
