基于存储器编译器的敏捷生成技术研究

刘孙辰星; 蔡浩

doi:10.20193/j.ices2097-4191.2024.01.003

PDF(1031 KB)

集成电路与嵌入式系统 ›› 2024, Vol. 24 ›› Issue (1) : 19-24. DOI: 10.20193/j.ices2097-4191.2024.01.003

EDA研究专栏

基于存储器编译器的敏捷生成技术研究

刘孙辰星 ,
蔡浩 ^*

作者信息 +

Research for agile development technique based on memory compiler

LIU Sunchenxing ,
CAI Hao ^*

Author information +

文章历史 +

摘要

磁随机存储器作为一种新型非易失性存储,因其优良的读写速度与耐久度特性,在嵌入式存储领域具有广阔的应用前景。然而,由于磁随机存储器的定制化设计通常需要数月完成,具有较长的设计周期,这与片上系统较快的设计迭代需求存在一定矛盾。存储器编译器作为一种快速生成存储器设计的工具,是解决这一矛盾的有效手段。本文从磁随机存储器的全定制设计流程出发,同时对各类存储器编译器的研究现状开展调研,总结了目前存储器编译器工作的现状与挑战,最终讨论了磁随机存储器编译器的设计方法学。

Abstract

As novel non-volatile memory,magneto-resistive random access memory (MRAM) has broad application prospects in the field of embedded memory due to its excellent read and write speed and endurance characteristics.However,since the customized design of MRAM usually takes several months to complete,it requires a long design period,which conflicts with the need for a faster design iteration of the system-on-chip.As a tool for quickly generating memory designs,the memory compiler is an effective means to resolve this contradiction.This article starts with the fully customized design process of magnetic random access memory and conducts a survey on the research status of various types of memory compilers.We summarize the current status and challenges of memory compiler design from published work and finally discuss the design methodology of magnetic random access memory compiler.

导出引用

刘孙辰星, 蔡浩. 基于存储器编译器的敏捷生成技术研究[J]. 集成电路与嵌入式系统. 2024, 24(1): 19-24 https://doi.org/10.20193/j.ices2097-4191.2024.01.003

LIU Sunchenxing, CAI Hao. Research for agile development technique based on memory compiler[J]. Integrated Circuits and Embedded Systems. 2024, 24(1): 19-24 https://doi.org/10.20193/j.ices2097-4191.2024.01.003

中图分类号： TP872 (远距离控制和信号、远距离控制和信号系统)

参考文献

列表( 原文顺序 | 文献年度倒序 | 文中引用次数倒序 ) 可视化分析

[1]	SALAHUDDIN S, NI K, DATTA S. The era of hyper-scaling in electronics[J]. Nature Electronics, 2018, 1(8):442-450. https://doi.org/10.1038/s41928-018-0117-x 本文引用 [1]

[2]	GOLDMAN R, BARTLESON K, WOOD T, et al. Synopsys' educational generic memory compiler[C]// 10th European workshop on microelectronics education (EWME).IEEE, 2014:89-92. 本文引用 [1]

[3]	Y XU, Z GAO, X HE. A flexible embedded SRAM IP compiler[C]// ISCAS,pages 3756-3759, May 2007. 本文引用 [2]

[4]	S WU, X ZHENG, Z GAO, et al. A 65nm embedded low power SRAM compiler[C]// DDECS,pages 123-124, April 2010. 本文引用 [2]

[5]	C MING, B NA. An efficient and flexible embedded memory IP compiler[C]// Cyber C,pages 268-273,Oct 2012. 本文引用 [2]

[6]	GUTHAUS M R, STINE J E, ATAEI S, et al. OpenRAM:An open-source memory compiler[C]// 2016 IEEE/ACM International Conference on Computer-Aided Design (ICCAD).IEEE, 2016:1-6. 本文引用 [2]

[7]	CHEN J, TU F, SHAO K, et al. AutoDCIM:An Automated Digital CIM Compiler[C]// 2023 60th ACM/IEEE Design Automation Conference (DAC).IEEE, 2023:1-6. 本文引用 [1]

[8]	YU-DER CHIH, PO-HAO LEE, HIDEHIRO FUJIWARA, et al. An 89 tops/w and 16.3 tops/mm² all-digital sram-based full-precision compute-in memory macro in 22nm for machine-learning edge applications[C]// ISSCC, 2021. 本文引用 [1]

[9]	H FUJIWARA. A 5-nm 254-tops/w 221-tops/mm²fully-digital computing-in-memory macro supporting wide-range dynamic-voltage-frequency scaling and simultaneous mac and write operationsISSCC, 2022. 本文引用 [1]

[10]	ANTONIADIS D D, FENG P, MIFSUD A, et al. Open-source memory compiler for automatic RRAM generation and verification[C]// 2021 IEEE International Midwest Symposium on Circuits and Systems (MWSCAS).IEEE, 2021:97-100. 本文引用 [1]

[11]	ANTONIADIS D, MIFSUD A, FENG P, et al. An Open-Source RRAM Compiler[C]// 2022 20th IEEE Interregional NEWCAS Conference (NEWCAS).IEEE, 2022:465-469. 本文引用 [3]

[12]	LIN Z, ZHANG J, WU X, et al. Memory Compiler for RRAM In-Memory Computation[C]// 2022 7th International Conference on Integrated Circuits and Microsystems (ICICM).IEEE, 2022:382-385. 本文引用 [3]

[13]	LEE T Y, LEE J M, KIM M K, et al. World-most energy-efficient MRAM technology for non-volatile RAM applications[C]// 2022 International Electron Devices Meeting (IEDM).IEEE, 2022:10.7. 1-10.7. 4. 本文引用 [1]

[14]	JAIN P, KUMAR A, VAN WINKELHOFF N, et al. High Density STT-MRAM compiler design, validation and characterization methodology in 28nm FDSOI technology[C]// 2020 Design, Automation & Test in Europe Conference & Exhibition (DATE).IEEE, 2020:1327-1330. 本文引用 [1]