一种基于模式布线的柔性电路板布线规划算法

吴皓莹; 徐静雪; 徐宁; 邹思湛; 胡建国

doi:10.20193/j.ices2097-4191.2024.01.004

PDF(3781 KB)

集成电路与嵌入式系统 ›› 2024, Vol. 24 ›› Issue (1) : 25-31. DOI: 10.20193/j.ices2097-4191.2024.01.004

EDA研究专栏

一种基于模式布线的柔性电路板布线规划算法

吴皓莹 ¹ ,
徐静雪 ¹ ,
徐宁 ¹ ,
邹思湛 ¹ ,
胡建国 ²^,^*

作者信息 +

A bus planning algorithm based on pattern routing for FPC

WU Haoying ¹ ,
XU Jingxue ¹ ,
XU Ning ¹ ,
ZOU Sizhan ¹ ,
HU Jianguo ²^,^*

Author information +

文章历史 +

摘要

为解决柔性电路板整板自动化布线算法布线效率低、布线效果较差的问题,提出基于模式布线的柔性电路板布线规划算法,采用模式布线近似拟合详细布线,缩小详细布线和布线规划之间的精度误差。同时,根据人工经验设计4种布线模式和若干扇出模式,模拟扇出区内部资源分配和扇出区间排列组合可能出现的情况。针对层分配问题,设计了根据当前布线结果以及未来对其他线网的影响综合评价的层分配算法,针对通道区不允许打孔的约束,根据通道连接扇出区的位置顺序求得通道内布线线网拓扑不交叉序列,并作为分割线上过点位置排列顺序约束。最后,综合比较每个模式下的结果,选择代价最小的结果作为最终布线规划的结果。使用多个工业用例进行测试,实验结果表明,与已有柔性电路板布线规划算法相比,本文布线规划算法可以提升详细布线效率和布线结果。

Abstract

To solve the problems of poor route ability in flexible printed circuit board,a bus planning algorithm based on pattern routing is proposed,which approximates detailed routing and reduces the precision error between detail routing and bus planning.At the same time,four routing patterns and several fan-out strategies are designed according to manual experience to simulate the possible situation of resource allocation in pin area and arrangement combination of pin areas.Besides,a layer assignment algorithm is designed to comprehensively evaluate the current routing results and the future impact on other nets.According to the restriction that vias are not allowed in the channel,the non-intersecting sequence of the routing topology of the nets in the channel is obtained according to the position sequence of pin areas connected with the channel,which is used as the constraint of the arrangement sequence of the points on the boundary line.Finally,the results in each pattern are comprehensively compared,and the least expensive result is selected as the final bus planning result. Experimental results on industrial cases show that the proposed algorithm realize better performance compared with the existing flexible printed circuit board bus planning algorithm.

导出引用

吴皓莹, 徐静雪, 徐宁, 等. 一种基于模式布线的柔性电路板布线规划算法[J]. 集成电路与嵌入式系统. 2024, 24(1): 25-31 https://doi.org/10.20193/j.ices2097-4191.2024.01.004

WU Haoying, XU Jingxue, XU Ning, et al. A bus planning algorithm based on pattern routing for FPC[J]. Integrated Circuits and Embedded Systems. 2024, 24(1): 25-31 https://doi.org/10.20193/j.ices2097-4191.2024.01.004

中图分类号： TN41 (印刷电路)

参考文献

列表( 原文顺序 | 文献年度倒序 | 文中引用次数倒序 ) 可视化分析

[1]	MA B Y, XU N, WU H Y, et al. Routing Algorithm for FPC Channel Area[J]. Journal of Computer-Aided Design & Computer Graphics, 2022, 34(8):1179-1185. 本文引用 [1]

[2]	WANG B, WU H, LIU M. Resource allocation applied to flexible printed circuit routing based on constrained Delaunay triangulation[J]. Integration:The VLSI journal, 2022. 本文引用 [1]

[3]	WU H Y, ZOU S Z, XU N, et al. A Bus Planning Algorithm for FPC Design in Complex Scenarios[J]. Chinese Journal of Electronics, 2023(33):1-7. 本文引用 [8]

[4]	YAN T, KONG H, WONG M D. Optimal layer assignment for escape routing of buses[C]// Proceedings of the Proceedings of the 2009 International Conference on Computer-Aided Design, 2009:245-248. 本文引用 [1]

[5]	KONG H, YAN T, WONG M D. Automatic bus planner for dense PCBs[C]// Proceedings of the 2009 46th ACM/IEEE Design Automation Conference, 2009:326-331. 本文引用 [1]

[6]	CHIN C Y, KUAN C Y, TSAI T Y, et al. Escaped boundary pins routing for high-speed boards[J]. IEEE Transactions on Computer-Aided Design of Integrated Circuits Systems, 2013, 32(3):381-391. https://doi.org/10.1109/TCAD.2012.2221714 http://ieeexplore.ieee.org/document/6461975/ 本文引用 [2]

[7]	YAN J T. Efficient Layer Assignment of Bus-Oriented Nets in High-Speed PCB Designs[J]. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 2016, 35(8):1332-1344. https://doi.org/10.1109/TCAD.43 https://ieeexplore.ieee.org/xpl/RecentIssue.jsp?punumber=43 本文引用 [1]

[8]	WEN H T, CAI Y J, HSU Y, et al. Via-based Redistribution Layer Routing for InFO Packages with Irregular Pad Structures[C]// 2020 57th ACM/IEEE Design Automation Conference(DAC).ACM, 2020.DOI:10.1109/DAC18072.2020.9218619. 本文引用 [1]

[9]	MA Q, YOUNG E F, WONG M D. An optimal algorithm for layer assignment of bus escape routing on PCBs[C]// Proceedings of the 2011 48th ACM/EDAC/IEEE Design Automation Conference(DAC), 2011:176-181. 本文引用 [1]

[10]	WU P C, MA Q, WONG M D. An ILP-based automatic bus planner for dense PCBs[C]// Proceedings of the 2013 18th Asia and South Pacific Design Automation Conference(ASP-DAC). IEEE, 2013:181-186. 本文引用 [1]

[11]	YAN J T. Bus Assignment Considering Flexible Escape Routing for Layer Minimization in PCB Designs[J]. IEEE Transactions on Computer-Aided Design of Integrated Circuits Systems, 2021. 本文引用 [1]

[12]	ZHANG Y, CHU C. RegularRoute:An efficient detailed router applying regular routing patterns[J]. IEEE transactions on very large scale integration systems, 2012, 21(9):1655-1668. https://doi.org/10.1109/TVLSI.2012.2214491 http://ieeexplore.ieee.org/document/6387627/ 本文引用 [1]

[13]	LUO L, YAN T, MA Q, et al. B-Escape:A simultaneous escape routing algorithm based on boundary routing[C]// Proceedings of the Proceedings of the 19th international symposium on Physical design, 2010:19-25. 本文引用 [2]

[14]	MCMURCHIE L, EBELING C. PathFinder:A negotiation-based performance-driven router for FPGAs[C]// Proceedings of the Proceedings of the 1995 ACM third international symposium on Field-programmable gate arrays, 1995:111-117. 本文引用 [1]