Chiplet技术:拓展芯片设计的新边界

厉佳瑶; 张琨; 潘权

doi:10.20193/j.ices2097-4191.2024.02.001

PDF(3479 KB)

集成电路与嵌入式系统 ›› 2024, Vol. 24 ›› Issue (2) : 1-9. DOI: 10.20193/j.ices2097-4191.2024.02.001

Chiplet研究专栏

Chiplet技术:拓展芯片设计的新边界

作者信息 +

Chiplet:expanding the innovative boundaries of chip design

Author information +

文章历史 +

摘要

芯粒(Chiplet)是一种将多个小型芯片集成为一个完整的系统芯片的技术,旨在实现芯片的重用、异构集成、性能提升和成本降低等目标。该技术的发展重点主要包括异构集成、新型互连和新型封装。其中,接口互连是Chiplet技术的关键。接口互连包括物理层接口和数据传输协议,接口和协议的设计需要考虑工艺技术、封装技术、功耗限制和上层应用程序的要求等,串行互连和并行互连是芯片到芯片实体层接口的两种选择。此外,对于不同的传播介质,应运而生出一些新型的互连技术,如光互连和无线互连,它们可以提供更高的带宽、更低的功耗和更灵活的互连拓扑。未来,Chiplet技术有望为电子领域带来重大的突破和发展,促使更加高效、灵活和富有创新性的芯片设计和制造。

Abstract

Chiplet integrates multiple small chips into a system chip,aiming to achieve various goals such as chip reusability,heterogeneous integration,performance enhancement,and cost reduction.The development trends of the Chiplet primarily encompass heterogeneous integration,innovative interconnects,and advanced packaging.Notably,interface interconnection is the key of Chiplet technology.Interconnection using the design of physical layer interfaces and data transmission protocols,considering factors like process,packaging techniques,power constraints,and requirements of upper-level applications.Serial and parallel interconnects are two choices for chip-to-chip physical layer interfaces,each with its own advantages and application scenarios.Additionally,for different propagation media,emerging interconnect technologies such as optical and wireless interconnects offer higher bandwidth,lower power consumption,and more flexible interconnection topologies.Chiplet is promising to bring significant breakthroughs and advancements to the field of electronics,promoting more efficient,flexible,and innovative chip design and manufacturing.

导出引用

厉佳瑶, 张琨, 潘权. Chiplet技术:拓展芯片设计的新边界[J]. 集成电路与嵌入式系统. 2024, 24(2): 1-9 https://doi.org/10.20193/j.ices2097-4191.2024.02.001

LI Jiayao, ZHANG Kun, PAN Quan. Chiplet:expanding the innovative boundaries of chip design[J]. Integrated Circuits and Embedded Systems. 2024, 24(2): 1-9 https://doi.org/10.20193/j.ices2097-4191.2024.02.001

中图分类号： TM76 (电力系统的自动化)

参考文献

列表( 原文顺序 | 文献年度倒序 | 文中引用次数倒序 ) 可视化分析

[1]	X MA, Y WANG, Y WANG, et al. Survey on chiplets: interface,interconnect and integration methodology[J]. CCF Transactions on High Performance Computing, 2022, 4(1):43-52. https://doi.org/10.1007/s42514-022-00093-0 本文引用 [1]

[2]	项少林, 郭茂, 蒲菠, 等. Chiplet技术发展现状[J]. 科技导报, 2023, 41(19):113-131. XIANG SH L, GUO M, PU B, et al. Current Development Status of Chiplet Technology[J]. Science and Technology Review, 2023, 41(19):113-131. 本文引用 [2]

[3]

Register:CHIPS Workshops on Chiplets Interfaces Technical Standards and R&D Digital Twin Technical Standards[EB/OL].[2023-12-20]. https://www.ansi.org/standards-news/all-news/2023/12/12-6-23-register-chips-workshops-december.

https://www.ansi.org/standards-news/all-news/2023/12/12-6-23-register-chips-workshops-december

本文引用 [1]

[4]

As Chiplets Go Mainstream,Chip Industry Players Collaborate to Overcome New Development Challenges[EB/OL].[2023-12-20]. https://semi.org/en/blogs/technology-and-trends/as-chiplets-go-mainstream-chip-industry-players-collaborate-to-overcome-new-development-challenges.

https://semi.org/en/blogs/technology-and-trends/as-chiplets-go-mainstream-chip-industry-players-collaborate-to-overcome-new-development-challenges

本文引用 [1]

[5]	蒋剑飞, 王琴, 贺光辉, 等. Chiplet技术研究与展望[J]. 微电子学与计算机, 2022, 39(1):1-6. JIANG J F, WANG Q, HE G H, et al. Chiplet Technology Research and Prospects[J]. Microelectronics and Computer Science, 2022, 39(1):1-6. 本文引用 [1]

[6]	OIF Issues IA for Common Electrical I/O (CEI) 5.0 Specification[J]. Wireless News, 2022. 本文引用 [1]

[7]	R SHIVNARAINE. 11.2 A 26.5625-to-106.25Gb/s XSRSerDes with 1.55pJ/b Efficiency in 7nm CMOS[C]//IEEE International Solid-State Circuits Conference,San Francisco,CA, USA: IEEE, 2021:181-183. 本文引用 [1]

[8]

Innovative Interconnects:The Future of Chiplet-based Processors[EB/OL].[2023-12-20]. https://www.allaboutcircuits.com/news/innovative-interconnects-the-future-of-chiplet-based-processors/.

https://www.allaboutcircuits.com/news/innovative-interconnects-the-future-of-chiplet-based-processors/

本文引用 [1]

[9]	S PAL. Designing a 2048-Chiplet, 14336-Core Waferscale Processor[C]//IEEE Design Automation Conference,San Francisco,CA, USA: IEEE, 2021:1183-1188. 本文引用 [1]

[10]

DASSHARMA

, G

PASDAST

, Z

QIAN

, et al. Universal Chiplet Interconnect Express (UCIe):An Open Industry Standard for Innovations With Chiplets at Package Level[J]. IEEE Transactions on Components,Packaging and Manufacturing Technology, 2022, 12(9):1423-1431.

https://doi.org/10.1109/TCPMT.2022.3207195

https://ieeexplore.ieee.org/document/9893865/

本文引用 [1]

[11]

Which Data Interfaces Are Used for Chiplet Interconnects[EB/OL].[2023-12-20]. https://resources.system-analysis.cadence.com/blog/which-data-interfaces-are-used-for-Chiplet-interconnects.

https://resources.system-analysis.cadence.com/blog/which-data-interfaces-are-used-for-Chiplet-interconnects

本文引用 [1]

[12]	Chiplet integration technology with simplest scheme[EB/OL].[2023-12-20]. https://www.titech.ac.jp/english/news/2022/065018. https://www.titech.ac.jp/english/news/2022/065018 本文引用 [1]

[13]	Linking Chiplets Just Got a Lot Easier[EB/OL].[2023-12-20]. https://spectrum.ieee.org/Chiplet-interconnect. https://spectrum.ieee.org/Chiplet-interconnect 本文引用 [1]

[14]	P KAPUR, K C SARASWAT. Comparisons between electrical and optical interconnects for on-chip signaling[C]//IEEE 2002 International Interconnect Technology Conference,Burlingame,CA, USA: IEEE, 2002:89-91. 本文引用 [1]

[15]

TAN

, J

XU,SLIU

, et al. Co-packaged optics (CPO):status,challenges,and solutions[J]. Frontiers of optoelectronics, 2023, 16(1):1.

https://doi.org/10.1007/s12200-022-00055-y

本文引用 [1] 摘要

Due to the rise of 5G, IoT, AI, and high-performance computing applications, datacenter traffic has grown at a compound annual growth rate of nearly 30%. Furthermore, nearly three-fourths of the datacenter traffic resides within datacenters. The conventional pluggable optics increases at a much slower rate than that of datacenter traffic. The gap between application requirements and the capability of conventional pluggable optics keeps increasing, a trend that is unsustainable. Co-packaged optics (CPO) is a disruptive approach to increasing the interconnecting bandwidth density and energy efficiency by dramatically shortening the electrical link length through advanced packaging and co-optimization of electronics and photonics. CPO is widely regarded as a promising solution for future datacenter interconnections, and silicon platform is the most promising platform for large-scale integration. Leading international companies (e.g., Intel, Broadcom and IBM) have heavily investigated in CPO technology, an inter-disciplinary research field that involves photonic devices, integrated circuits design, packaging, photonic device modeling, electronic-photonic co-simulation, applications, and standardization. This review aims to provide the readers a comprehensive overview of the state-of-the-art progress of CPO in silicon platform, identify the key challenges, and point out the potential solutions, hoping to encourage collaboration between different research fields to accelerate the development of CPO technology.

[16]	Electrical and Photonic Interconnect Technologies[EB/OL].[2023-12-20]. https://s1.bakirlab.ece.gatech.edu/research-area/electrical-and-photonic-interconnect-technologies. https://s1.bakirlab.ece.gatech.edu/research-area/electrical-and-photonic-interconnect-technologies 本文引用 [1]

[17]	Optical Interconnect VS ElectricalInterconnect:All You Need to Know[EB/OL].[2023-12-20]. https://stl.tech/blog/optical-interconnect-vs-electrical-interconnect-all-you-need-to-know/. https://stl.tech/blog/optical-interconnect-vs-electrical-interconnect-all-you-need-to-know/ 本文引用 [1]

[18]

Heterogeneous integration and Chiplet assembly-all between 2D and 3D[EB/OL].[2023-12-20]. https://eps.ieee.org/images/files/enews/EPS_Newsletter_Paper_Ramm_201111_Pascal_Vivet_Phil_Garrou_Paul_Franzon_Ravi_Swaminathan_Mustafa_Badaroglu_final_1.pdf.

https://eps.ieee.org/images/files/enews/EPS_Newsletter_Paper_Ramm_201111_Pascal_Vivet_Phil_Garrou_Paul_Franzon_Ravi_Swaminathan_Mustafa_Badaroglu_final_1.pdf

本文引用 [1]

[19]	J KADOMOTO, S MITSUNO, H IRIE, et al. An Inductively Coupled Wireless Bus for Chiplet-Based Systems[C]// Asia and South Pacific Design Automation Conference, Beijing,China: IEEE, 2020:9-10. 本文引用 [2]

[20]	RMEDINA. System-Level Exploration of In-Package Wireless Communication for Multi-Chiplet Platforms[C]//Asia and South Pacific Design Automation Conference,Tokyo, Japan: IEEE, 2023:1-6. 本文引用 [3]

[21]	Chiplet技术的优势和面临的挑战[EB/OL].[2023-12-20]. https://www.21ic.com/article/896432.html. https://www.21ic.com/article/896432.html 本文引用 [1]

[22]	Panel Tackles Chiplet Packaging Challenges[EB/OL].[2023-12-20]. https://semiengineering.com/panel-tackles-Chiplet-packaging-challenges/. https://semiengineering.com/panel-tackles-Chiplet-packaging-challenges/ 本文引用 [1]

[23]	G H LOH, S NAFFZIGER, KLEPAK. Understanding Chiplets Today to Anticipate Future Integration Opportunities and Limits[C]//Design,Automation & Test in Europe Conference & Exhibition,Grenoble, France: IEEE, 2021:142-145. 本文引用 [1]

[24]	Y SAFARI, P AGHANOURY, S SIYER, et al. Hybrid Obfuscation of Chiplet-Based Systems[C]//IEEE Design Automation Conference,San Francisco,CA, USA: IEEE, 2023:1-6. 本文引用 [1]

[25]	A SHARMA, N BAMIEDAKIS, F KARINOU, et al. Multi-Chiplet System Architecture With Shared Uniform Access Memory Based on Board-Level Optical Interconnects[C]//Optical Fiber Communications Conference and Exhibition,San Francisco,CA, USA: IEEE, 2021:1-3. 本文引用 [2]