Flash片内数据的高速回读系统设计

李晴爽; 文丰; 李辉景

doi:10.20193/j.ices2097-4191.2024.02.011

PDF(1422 KB)

集成电路与嵌入式系统 ›› 2024, Vol. 24 ›› Issue (2) : 81-85. DOI: 10.20193/j.ices2097-4191.2024.02.011

研究论文

Flash片内数据的高速回读系统设计

作者信息 +

Design of high-speed data read back system in Flash

Author information +

文章历史 +

摘要

针对导弹飞行后数据记录装置的部分接口受损而无法顺利回读飞行数据的问题,研发了可以高速回读存储芯片片内数据的Flash读写设备,在FPGA内置的LVDS收发器基础上利用Aurora协议设计了每通道速率可达1.562 5 Gb/s的高速并行收发链路,以及在串/并转换的基础上设计了传输速度较慢的备用串行读数链路。系统实现了高速读数接口和备用读数接口皆可顺利将Flash芯片片内的数据无丢帧地回读传输至测试台进行评估、分析、利用,具有硬件设计简单、回读数据方便快捷的特点。

Abstract

Aiming at the problem that part of the interface of the missile post-flight data recording device is damaged and the flight data cannot be read back smoothly.A Flash read-write device that can read back the data in the memory chip at a high speed is developed,and a high-speed parallel transceiver link with a rate of 1.562 5 Gb/s per channel is designed by using Aurora protocol on the basis of the built-in LVDS transceiver in FPGA,and an alternate serial readout link with a low transmission rate is designed on the basis of serial parallel conversion.Both the high-speed reading interface and the standby reading interface can transmit the data in the Flash chip to the test table for evaluation and utilization without losing frames.It has the features of simple hardware design,convenient and fast reading back data.

导出引用

李晴爽, 文丰, 李辉景. Flash片内数据的高速回读系统设计[J]. 集成电路与嵌入式系统. 2024, 24(2): 81-85 https://doi.org/10.20193/j.ices2097-4191.2024.02.011

LI Qingshuang, WEN Feng, LI Huijing. Design of high-speed data read back system in Flash[J]. Integrated Circuits and Embedded Systems. 2024, 24(2): 81-85 https://doi.org/10.20193/j.ices2097-4191.2024.02.011

中图分类号： TP274 (数据处理、数据处理系统)

参考文献

列表( 原文顺序 | 文献年度倒序 | 文中引用次数倒序 ) 可视化分析

[1]	杨光. 固体弹道导弹总体多目标设计优化研究[D]. 长沙: 国防科学技术大学, 2009. YANG G. Research on Overall Multi objective Design Optimization of Solid Ballistic Missiles[D]. Changsha: National University of Defense Technology, 2009 (in Chinese). 本文引用 [1]

[2]	姚丹. 反舰导弹雷达导引头检测技术研究[D]. 长沙: 国防科学技术大学, 2007. YAO D. Research on Detection Technology of Anti ship Missile Radar Seeker[D]. Changsha: National University of Defense Technology, 2007 (in Chinese). 本文引用 [1]

[3]	杨凯祥, 陈鸿, 陈一波. 多通道光纤高速串行传输系统的设计与实现[J]. 仪表技术与传感器, 2017(1):61-64,69. YANG K X, CHEN H, CHEN Y B. Design and implementation of multi-channel fiber optic high-speed serial transmission system[J]. Instrument Technology and Sensors, 2017(1):61-64,69 (in Chinese). 本文引用 [1]

[4]	张瑞. 弹载存储测试系统的可靠性研究[D]. 太原: 中北大学, 2017. ZHANG R. Reliability Study of Missile Based Storage and Testing System[D]. Taiyuan: North University of China, 2017 (in Chinese). 本文引用 [1]

[5]	汪泽焱. 高速电路信号完整性分析[M]. 南京: 东南大学出版社, 2018(9):257. WANG Z Y. Signal Integrity Analysis of High Speed Circuits[M]. Nanjing: Southeast University Press, 2018(9):257 (in Chinese). 本文引用 [1]

[6]	徐红伟. 高速数据采集记录装置研制[D]. 哈尔滨: 哈尔滨工业大学, 2010. XU H W. Development of a high-speed data acquisition and recording device[D]. Harbin: Harbin Institute of Technology, 2010 (in Chinese). 本文引用 [1]

[7]	梁化鹏. 低侵彻弹的侵彻特性研究[D]. 南京: 南京理工大学, 2018. LIANG H P. Research on the penetration characteristics of low penetration projectiles[D]. Nanjing: Nanjing University of Science and Technology, 2018 (in Chinese). 本文引用 [1]

[8]	孙建, 苏中, 黄倩. 基于Flash的大容量高速数据记录仪设计[J]. 电脑知识与技术, 2010, 26(26):58-59,117. SUN J, SU ZH, HUANG Q. Design of a Large Capacity High Speed Data Recorder Based on Flash[J]. Computer Knowledge and Technology, 2010, 26(26):58-59,117 (in Chinese). 本文引用 [1]

[9]	李嘉瑜. 基于ARM+FPGA的高冲击弹载数据记录仪设计[D]. 太原: 中北大学, 2021. LI J Y. Design of High Impact Missile-borne Data Recorder Based on ARM+FPGA[D]. Taiyuan: North University of China, 2021 (in Chinese). 本文引用 [1]

[10]	康桂霞, 刘达, 王晶, 等. FPGA应用技术教程[M]. 北京: 人民邮电出版社, 2013(6):229. KANG G X, LIU D, WANG J, et al. FPGA Application Technology Tutorial[M]. Beijing: People's Posts and Telecommunications Press, 2013(6):229 (in Chinese). 本文引用 [1]

[11]	温建飞, 岳凤英, 李永红. 大容量弹载数据记录器的设计与实现[J]. 电子器件, 2016, 39(4):951-956. WEN J F, YUE F Y, LI Y H. Design and Implementation of a Large Capacity Missile-borne Data Recorder[J]. Electronic Devices, 2016, 39(4):951-956 (in Chinese). 本文引用 [1]

[12]	郭小兵, 李圣昆, 贾兴中. 基于弹载存储系统的高速固态数据记录器设计[J]. 微电子学与计算机, 2013, 30(2):25-28,32. GUO X B, LI SH K, JIA X ZH. Design of high-speed solid-state data recorder based on missile borne storage system[J]. Microelectronics and Computers, 2013, 30(2):25-28,32 (in Chinese). 本文引用 [1]

[13]	杜凯旋. 基于Aurora协议数据记录仪的设计与实现[D]. 太原: 中北大学, 2022. DU K X. Design and Implementation of a Data Recorder Based on Aurora Protocol[D]. Taiyuan: North University of China, 2022 (in Chinese). 本文引用 [1]

[14]	李晋涛. 基于SATA硬盘阵列的数据记录装置设计与实现[D]. 太原: 中北大学, 2021. LI J T. Design and Implementation of a Data Recording Device Based on SATA Hard Disk Array[D]. Taiyuan: North University of China, 2021 (in Chinese). 本文引用 [1]

[15]	周晨曦, 曾国强. 基于USB3.0的高速数据传输接口设计[J]. 计算机测量与控制, 2020, 28(5):146-150. ZHOU CH X, ZENG G Q. Design of high-speed data transmission interface based on USB3.0[J]. Computer Measurement and Control, 2020, 28(5):146-150 (in Chinese). 本文引用 [1]

[16]	姚清志, 王勇, 高猛. 基于FPGA与USB3.0图像采集系统的设计[J]. 电子测试, 2018(11):6-9. YAO Q ZH, WANG Y, GAO M. Design of an Image Acquisition System Based on FPGA and USB3.0[J]. Electronic Testing, 2018(11):6-9 (in Chinese). 本文引用 [1]

[17]	李锦明, 郑志旺. 基于LVDS和USB3.0的高速数据传输接口的设计[J]. 电子测量技术, 2021, 44(7):1-6. LI J M, ZHENG ZH W. Design of a high-speed data transmission interface based on LVDS and USB3.0[J]. Electronic Measurement Technology, 2021, 44(7):1-6 (in Chinese). 本文引用 [1]

[18]	王新刚. 基于Aurora协议的万兆串行数据传输研究[D]. 石家庄: 河北科技大学, 2019. WANG X G. Research on 10 Gigabit Serial Data Transmission Based on Aurora Protocol[D]. Shijiazhuang: Hebei University of Science and Technology, 2019 (in Chinese). 本文引用 [1]

[19]

朱旭峰, 郭佳鑫, 胡晓倩, 等. 一种弹载信息处理器NAND Flash高可靠数据管理方法[J]. 航天控制, 2022, 40(1):76-82.

摘要

为解决弹载信息处理器NAND Flash存取关键数据时,采用坏块管理和数据备份机制仍然无法避免的数据错误问题,提出一种NAND Flash全生命周期高可靠数据管理方法:以DSP软件进行坏块管理为基础,结合一种基于FPGA的改进BCH ECC校验算法,对弹载信息处理器NAND Flash全生命周期进行坏块检测评价,来提高数据管理的可靠性。提出的改进BCH ECC校验算法,采用PE单元复用方式实现读取NAND Flash数据时检9纠8实时检测。相比传统BCH ECC校验算法,该算法检测准确,占用FPGA逻辑资源少,检测速度快,非常适合高可靠性、强实时性弹载信息处理器应用场合。仿真效验结果表明,采用该方法可有效提高NAND Flash数据管理可靠性。

ZHU

X F

, GUO

J X

, HU

X Q

, et al. A highly reliable data management method for missile borne information processor NAND Flash[J]. Aerospace Control, 2022, 40(1):76-82 (in Chinese).

本文引用 [1]

[20]	申风有. 多通道NAND Flash控制器的设计[D]. 武汉: 华中科技大学, 2011. SHEN F Y. Design of a multi-channel NAND Flash controller[D]. Wuhan: Huazhong University of Science and Technology, 2011 (in Chinese). 本文引用 [1]