航天集成电路技术发展及思考

赵元富, 王亮

集成电路与嵌入式系统 ›› 2024, Vol. 24 ›› Issue (3) : 1-5.

PDF(5310 KB)
PDF(5310 KB)
集成电路与嵌入式系统 ›› 2024, Vol. 24 ›› Issue (3) : 1-5. DOI: 10.20193/j.ices2097-4191.2024.03.001
航天集成电路研究专栏

航天集成电路技术发展及思考

作者信息 +

Development and reflection on aerospace integrated circuit technology

Author information +
文章历史 +

摘要

航天集成电路技术是航天工程的核心基础技术,其长期持续发展是我国向航天强国迈进的关键。本文介绍了国际集成电路发展情况、航天集成电路发展趋势、美欧等国家航天集成电路发展思路,以及我国航天集成电路发展现状,阐述了对我国航天集成电路发展的几点思考。

Abstract

Aerospace integrated circuits are the core foundation technology of aerospace engineering,and their long-term sustained development is crucial for China's progress towards becoming a space power.This article introduces the development status of international integrated circuits,the development trends of aerospace integrated circuits,the development strategies of United States and Europe regarding aerospace integrated circuits,as well as the current development situation of China's aerospace integrated circuits.It elaborates on several considerations for the development of China's aerospace integrated circuits.

关键词

航天集成电路 / 抗辐射加固 / 高可靠封装

Key words

aerospace integrated circuits / radiation hardening / high-reliability packaging

引用本文

导出引用
赵元富, 王亮. 航天集成电路技术发展及思考[J]. 集成电路与嵌入式系统. 2024, 24(3): 1-5 https://doi.org/10.20193/j.ices2097-4191.2024.03.001
ZHAO Yuanfu, WANG Liang. Development and reflection on aerospace integrated circuit technology[J]. Integrated Circuits and Embedded Systems. 2024, 24(3): 1-5 https://doi.org/10.20193/j.ices2097-4191.2024.03.001
中图分类号: TP368   

参考文献

[1]
GORDON E MOORE. Cramming more components onto integrated circuits[J]. Electronics, 1965, 38(8):114-117.
[2]
MITCHELL WALDROP. More than Moore[J]. Nature, 2016(530):145-147.
[3]
WOLFGANG ARDEN. More-than-Moore,White Paper,ITRS, 2010.
[4]
Avionics Steering Committee,NASA. Flight Avionics Hardware Roadmap, 2014.
[5]
DARPA. ERI Programs[EB/OL].[2024-02-21]. https://eri-summit.darpa.mil/eri-programs.
[6]
The European Space Agency. European Component Initiative (ECI)[EB/OL].[2024-02-21]. http://www.esa.int/Enabling_Support/Space_Engineering_Technology/European_Component_Initiative_ECI.
[7]
YUANFU ZH, LIANG W, SUGE Y, et al. Single Event Effect and its Hardening Technique in Nano-scale CMOS Integrated Circuits[J]. Acta Electronica Sinica, 2018, 46(10):2511-2518.DOI:10.3969/j.issn.0372-2112.2018.10.027.
[8]
KENNETH A LABEL. Single Event Effects (SEE) Challenges:Testing and Modeling Shortfalls[C]// NEPP Electronic Technology Workshop, 2012.

编辑: 薛士然
PDF(5310 KB)

Accesses

Citation

Detail

段落导航
相关文章

/