一款400 μm2用于极短距离接收机具有中频补偿的56 Gb/s PAM4反相器型连续时间线性均衡器

王梦豪; 赵潇腾; 董志成; 张淼; 刘术彬; 朱樟明

doi:10.20193/j.ices2097-4191.2024.03.006

PDF(2416 KB)

集成电路与嵌入式系统 ›› 2024, Vol. 24 ›› Issue (3) : 27-34. DOI: 10.20193/j.ices2097-4191.2024.03.006

研究论文

一款400 μm²用于极短距离接收机具有中频补偿的56 Gb/s PAM4反相器型连续时间线性均衡器

作者信息 +

A 400 μm² 56 Gb/s PAM4 inverter-based CTLE with mid-frequency compensation for extra short reach receivers

Author information +

文章历史 +

摘要

高速极短距离有线数据接口是芯粒间互连的重要技术方案。传统的基于电流模逻辑的连续时间线性均衡器由于高电源电压和无源器件的使用已经无法满足芯粒间数据接口高密度、小型化、低功耗的需求。针对该问题,本文提出了一种带中频补偿的反相器型连续时间线性均衡器,可在极短距离应用中传输28 Gb/s非归零信号以及56 Gb/s四电平脉冲幅度调制信号。本设计采用28 nm CMOS工艺实现,核心面积仅为400 μm²。经过-9.4 dB@14 GHz的极短距离信道后,基于版图的仿真结果表明,所提出的连续时间线性均衡器使28 Gbaud的非归零信号与四电平脉冲幅度调制信号眼宽分别提升0.14 UI与0.41 UI,眼高提升328 mV与119 mV,56 Gb/s 四电平脉冲幅度调制信号工况下功耗为6.12 mW。

Abstract

High-speed extra short reach (XSR) wireline interfaces are an important technical solution for chiplets interconnection.The traditional continuous time linear equalizer (CTLE) based on current mode logic (CML) has gradually failed to meet the demand for high-density,miniaturization,and low-power consumption of chiplet data interfaces due to the use of high supply voltage and passive components.To address this problem,this paper proposes an inverter-based CTLE with mid-frequency compensation (MFC) to transmit 28 Gb/s non-return to zero (NRZ) signals as well as 56 Gb/s 4-level pulse amplitude modulation (PAM4) signals in XSR applications.The design is implemented in a 28 nm CMOS process with a core area of only 400 μm².After an XSR channel at -9.4 dB@14 GHz,the post-layout simulation results show that the proposed CTLE improves the eye width of the 28 Gbaud NRZ and PAM4 signals by 0.14 UI and 0.41 UI,and the eye heights by 328 mV and 119 mV,respectively.The power consumption is 6.12 mW at 56 Gb/s PAM4 signaling.

导出引用

王梦豪, 赵潇腾, 董志成, 等. 一款400 μm²用于极短距离接收机具有中频补偿的56 Gb/s PAM4反相器型连续时间线性均衡器[J]. 集成电路与嵌入式系统. 2024, 24(3): 27-34 https://doi.org/10.20193/j.ices2097-4191.2024.03.006

WANG Menghao, ZHAO Xiaoteng, DONG Zhicheng, et al. A 400 μm² 56 Gb/s PAM4 inverter-based CTLE with mid-frequency compensation for extra short reach receivers[J]. Integrated Circuits and Embedded Systems. 2024, 24(3): 27-34 https://doi.org/10.20193/j.ices2097-4191.2024.03.006

中图分类号： TN43 (半导体集成电路(固体电路))

参考文献

列表( 原文顺序 | 文献年度倒序 | 文中引用次数倒序 ) 可视化分析

[1]

第四届中国计算机学会集成电路设计与自动化学术会议. 2023集成芯片与芯粒技术白皮书[R/OL].[2024-01-05]. https://www.ccf.org.cn/Chapters/TC/TC_Listing/TCICD/hyxw/2023-11-03/810505.shtml.

https://www.ccf.org.cn/Chapters/TC/TC_Listing/TCICD/hyxw/2023-11-03/810505.shtml

The 4th Academic Conference on Integrated Circuit Design and Automation of the Chinese Computer Society 2023 Integrated Chip and Chip Technology White Paper[R/OL].[2024-01-05]. https://www.ccf.org.cn/Chapters/TC/TC_Listing/TCICD/hyxw/2023-11-03/810505.shtml (in Chinese).

https://www.ccf.org.cn/Chapters/TC/TC_Listing/TCICD/hyxw/2023-11-03/810505.shtml

本文引用 [1]

[2]

BAUER

, BURKACKY

, KENEVAN

, et al. Semiconductor design and manufacturing: Achieving leading-edge capabilities[EB/OL].[2024-01-05]. McKinsey. https://www.mckinsey.com/industries/advanced-electronics/our-insights/semiconductordesign-and-manufacturing-achieving-leading-edge-capabilities, 2020.

https://www.mckinsey.com/industries/advanced-electronics/our-insights/semiconductordesign-and-manufacturing-achieving-leading-edge-capabilities

本文引用 [2]

[3]	Common Electrical I/O(CEI)-Electrical and Jitter Interoperability agreements for 6G+ bps,11G+ bps,25G+ bps,56G+ bps and 112 G+ bps I/O.OIF CEI 5.0, 2022. 本文引用 [1]

[4]	PAN Q, WANG Y, LU Y, et al. An 18-Gb/s fully integrated optical receiver with adaptive cascaded equalizer[J]. IEEE Journal of Selected Topics in Quantum Electronics, 2016, 22(6):361-369. https://doi.org/10.1109/JSTQE.2016.2574567 http://ieeexplore.ieee.org/document/7480760/ 本文引用 [2]

[5]

UPADHYAYA

, POON

C F

, LIM

S W

, et al. A fully adaptive 19-58-Gb/s PAM-4 and 9.5-29-Gb/s NRZ wireline transceiver with configurable ADC in 16-nm FinFET[J]. IEEE Journal of Solid-State Circuits, 2018, 54(1):18-28.

https://doi.org/10.1109/JSSC.2018.2875091

https://ieeexplore.ieee.org/document/8519759/

本文引用 [1]

[6]	DEPAOLI E, MONACO E, STEFFAN G, et al. A 4.9 pJ/b 16-to-64Gb/s PAM-4 VSR transceiver in 28nm FDSOI CMOS[C]// 2018 IEEE International Solid-State Circuits Conference(ISSCC). IEEE, 2018:112-114. 本文引用 [1]

[7]	MANIAN A, RAZAVI B. A 40-Gb/s 14-mW CMOS wireline receiver[J]. IEEE Journal of Solid-State Circuits, 2017, 52(9):2407-2421. https://doi.org/10.1109/JSSC.2017.2705913 http://ieeexplore.ieee.org/document/7939955/ 本文引用 [2]

[8]

LEE

, LEE

, KIM

, et al. A 0.1-pJ/b/dB 1.62-to-10.8-Gb/s video interface receiver with jointly adaptive CTLE and DFE using biased data-level reference[J]. IEEE Journal of Solid-State Circuits, 2020, 55(8):2186-2195.

https://doi.org/10.1109/JSSC.4

https://ieeexplore.ieee.org/xpl/RecentIssue.jsp?punumber=4

本文引用 [1]

[9]	KRUPNIK Y, PERELMAN Y, LEVIN I, et al. 112-Gb/s PAM4 ADC-based SERDES receiver with resonant AFE for long-reach channels[J]. IEEE Journal of Solid-State Circuits, 2020, 55(4):1077-1085. https://doi.org/10.1109/JSSC.4 https://ieeexplore.ieee.org/xpl/RecentIssue.jsp?punumber=4 本文引用 [1]

[10]	NAUTA B. A CMOS transconductance-C filter technique for very high frequencies[J]. IEEE Journal of Solid-State Circuits, 1992, 27(2):142-153. https://doi.org/10.1109/4.127337 http://ieeexplore.ieee.org/document/127337/ 本文引用 [1]

[11]	ZHENG K. System-driven circuit design for ADC-based wireline data links[D]. San Francisco: Stanford University, 2018. 本文引用 [1]

[12]	AGGARWAL M. Low power analog front end design for 112 Gbps PAM-4 SERDES receiver[D]. Toronto: University of Toronto (Canada), 2020. 本文引用 [1]

[13]

ZHENG

, FRANS

, AMBATIPUDI

S L

, et al. An inverter-based analog front-end for a 56-Gb/s PAM-4 wireline transceiver in 16-nm CMOS[J]. IEEE Solid-State Circuits Letters, 2018, 1(12):249-252.

https://doi.org/10.1109/LSSC.8011414

https://ieeexplore.ieee.org/xpl/RecentIssue.jsp?punumber=8011414

本文引用 [4]

[14]	ZHENG K, FRANS Y, CHANG K, et al. A 56 Gb/s 6 mW 300 um 2 inverter-based CTLE for short-reach PAM2 applications in 16 nm CMOS[C]// 2018 IEEE Custom integrated circuits conference(CICC).IEEE, 2018:1-4. 本文引用 [1]