基于AHB总线的双通道DMA控制器的系统设计

蓝倩婷; 杨尊先; 王法翔

doi:10.20193/j.ices2097-4191.2024.04.008

PDF(1181 KB)

集成电路与嵌入式系统 ›› 2024, Vol. 24 ›› Issue (4) : 47-50. DOI: 10.20193/j.ices2097-4191.2024.04.008

研究论文

基于AHB总线的双通道DMA控制器的系统设计

作者信息 +

System design of dual-channel DMA controller based on AHB bus

Author information +

文章历史 +

摘要

直接存储存取是一种在各个模块间进行大量数据传输的高速度、高效率的传输方式。在CPU对DMA进行初始化配置后,允许DMA作为主机占用总线,直接对外围设备和存储器的数据进行读写,实现外设和存储器、存储器和存储器之间的数据传输,不再需要CPU的干预,可以解放CPU,极大提高数据传输效率。本文旨在基于AHB总线协议的双通道DMA控制器实现外设与存储器之间的数据传输。

Abstract

Direct Memory Access (DMA) is a high-speed and high-efficiency transmission method for a large amount of data transmission between various modules.After the CPU initializes and configures the DMA,the DMA is allowed to occupy the bus as the host,and can directly read and write the data of the peripheral devices and the memory,so as to realize the data transfer between the peripheral devices and the memory,and between the memory and the memory,without the intervention of the CPU.The design liberates the CPU and greatly improves the efficiency of data transmission.This paper aims to realize data transfer between peripherals and memory of the dual-channel DMA controller based on the AHB bus protocol.

导出引用

蓝倩婷, 杨尊先, 王法翔. 基于AHB总线的双通道DMA控制器的系统设计[J]. 集成电路与嵌入式系统. 2024, 24(4): 47-50 https://doi.org/10.20193/j.ices2097-4191.2024.04.008

LAN Qianting, YANG Zunxian, WANG Faxiang. System design of dual-channel DMA controller based on AHB bus[J]. Integrated Circuits and Embedded Systems. 2024, 24(4): 47-50 https://doi.org/10.20193/j.ices2097-4191.2024.04.008

中图分类号： TP31 (计算机软件)

参考文献

列表( 原文顺序 | 文献年度倒序 | 文中引用次数倒序 ) 可视化分析

[1]	张迪宇. 基于AHB总线的DMA控制器分析与验证[D]. 西安: 西安电子科技大学, 2015. ZHANG D Y. The analysis and verification of direct memory access controller based on AHB[D]. Xian: Xidian University, 2015. (in Chinese) 本文引用 [1]

[2]	卞学愚. 基于AHB总线协议的DMA控制器设计[D]. 西安: 西安电子科技大学, 2018. BIAN X Y. The design of DMA controller based on AHB bus protocol[D]. Xian: Xidian University, 2018. (in Chinese) 本文引用 [1]

[3]	席华伟. 基于Verilog语言的DMA控制器的设计与仿真[D]. 西安: 西安电子科技大学, 2007. XI H W. Design and Simulation of a DMA Controller Based on Verilog HDL[D]. Xian: Xidian University, 2007. (in Chinese) 本文引用 [1]

[4]	赵强. 基于AHB总线协议的DMA控制器设计[D]. 西安: 西安电子科技大学, 2014. ZHAO Q. Design of DMA controller based on AHB bus protocol[D]. Xian: Xidian University, 2014. (in Chinese) 本文引用 [1]

[5]	高玉鑫. 基于AHB总线的DMA控制器的设计与实现[D]. 沈阳: 辽宁大学, 2020. GAO Y X. The Design and Implementation of DMA Controller based on AHB Bus[D]. Shenyang: Liaoning University, 2020. (in Chinese) 本文引用 [1]

[6]	ARUN C, GOPINATH A, HANUMANTHAIAH A, et al. Implementation of Direct Memory Access for Parallel Processing[C]// 2020 4th International Conference on Electronics,Communication and Aerospace Technology (ICECA).Coimbatore,India,IEEE, 2020:390-394. 本文引用 [1]