基于FPGA的多通道数据采集存储装置

倪国斌, 李永红, 岳凤英, 胡华君

集成电路与嵌入式系统 ›› 2024, Vol. 24 ›› Issue (6) : 55-60.

PDF(2879 KB)
PDF(2879 KB)
集成电路与嵌入式系统 ›› 2024, Vol. 24 ›› Issue (6) : 55-60. DOI: 10.20193/j.ices2097-4191.2024.06.008
研究论文

基于FPGA的多通道数据采集存储装置

作者信息 +

Multi-channel data acquisition and storage device based on FPGA

Author information +
文章历史 +

摘要

航天探测过程中探测器上各负载的参数表现对探测器性能评估、结构优化具有重要的意义。为解决这一问题,本文以某一探测器验证要求针对多路信号进行同时处理的需求,利用高性能的A/D转换芯片设计了一种以现场可编程门阵列(FPGA)为核心的多通道、高速数据采集存储装置,实现对16路模拟信号的实时采集、转换、编帧和数据存储,以及对LVDS传输数据的接收。然后通过GPIO总线实时传送给系统流程控制单元,也可以存储到Flash存储器中,通过千兆以太网实现与上位机之间的通信和外部遥测。实验结果表明,经过数据对比,采集数据与数据源一致,无丢帧、无错码,数据采集存储符合技术要求,实现了预期功能。

Abstract

The parameter performance of each load on the probe in the process of space exploration has great significance to the performance evaluation and structural optimization of the probe.In order to solve this problem,this paper designs a multi-channel,high-speed data acquisition and storage device with field programmable gate array (FPGA) as the core by using a high-performance A/D conversion chip to realize real-time acquisition,conversion,framing and data storage of 16 analog signals,as well as the reception of LVDS transmission data.Then it is transmitted to the system process control unit in real time through the GPIO bus,and can also be stored in Flash memory to realize communication and external telemetry with the host computer through Gigabit Ethernet.The experiment results show that after data comparison,the collected data is consistent with the data source,there is no frame loss and no error code,and the data acquisition and storage meet the technical requirements and realize the expected function.

关键词

FPGA / 数据采集 / LVDS / 千兆以太网 / 上位机

Key words

FPGA / data acquisition / LVDS / Gigabit Ethernet / upper computer

引用本文

导出引用
倪国斌, 李永红, 岳凤英, . 基于FPGA的多通道数据采集存储装置[J]. 集成电路与嵌入式系统. 2024, 24(6): 55-60 https://doi.org/10.20193/j.ices2097-4191.2024.06.008
NI Guobin, LI Yonghong, YUE Fengying, et al. Multi-channel data acquisition and storage device based on FPGA[J]. Integrated Circuits and Embedded Systems. 2024, 24(6): 55-60 https://doi.org/10.20193/j.ices2097-4191.2024.06.008
中图分类号: TN914.1 (模拟调制通信系统)   

参考文献

[1]
焦佳伟, 石云波, 邹坤. 基于FPGA和以太网的多通道数据采集系统[J]. 电子, 2016(1):168-171.DOI:10.3969/j.issn.1005-490.2016.01.035.
JIAO J W, SHI Y B, ZOU K. A multi-channel data acquisition system based on FPGA and Ethernet[J]. Electronics, 2016(1):168-171.DOI:10.3969/j.issn.1005-490.2016.010.035. (in Chinese)
[2]
雷建胜, 苏淑靖. 多通道数据采集存储器[J]. 仪表技术与传感器, 2013(1):16-18.DOI:10.3969/j.issn.1002-841.2013.01.006.
LEI J SH, SU SH J. Multi channel data acquisition memory[J]. Instrument Technology and Sensors, 2013(1):16-18.DOI:10.3969/j.issn.1002-841.2013.01.006. (in Chinese)
[3]
杨烨, 闫丽. 基于FPGA的数据采集系统[J]. 工业仪表与自动化装置, 2019(5):85-86, 109.DOI:10.3969/j.issn.1000-682.2019.05.022.
YANG Y, YAN L. Data Acquisition System Based on FPGA[J]. Industrial Instrumentation and Automation Equipment, 2019(5):85-86, 109.DOI:10.3969/j.issn.1000-682.2019.05.022. (in Chinese)
[4]
何亓, 张会新, 刘波, 等. 基于FPGA的高速实时数据采集存储系统设计[J]. 仪表技术与传感器, 2011(8):64-66, 93.DOI:10.3969/j.issn.1002-841.2011.08.023.
HE Q, ZHANG H X, LIU B, et al. Design of a high-speed real-time data acquisition and storage system based on FPGA[J]. Instrument Technology and Sensors, 2011(8):64-66, 93.DOI:10.3969/j.issn.1002-841.2011.08.023. (in Chinese)
[5]
郑志旺. 基于国产FPGA的数据采集存储系统的研究与设计[D]. 太原: 中北大学, 2021.
ZHENG ZH W. Research and Design of a Data Acquisition and Storage System Based on Domestic FPGA[D]. Taiyuan: North University of China, 2021. (in Chinese)
[6]
刘晓东, 吴佳琪, 黄旭, 等. 基于FPGA的多功能数据采集系统设计[J]. 传感器与微系统,2017, 36(7):96-99.DOI:10.13873/J.1000-9787(2017)07-0096-04.
LIU X D, WU J Q, HUANG X, et al. Design of a mu. pngunctional data acquisition system based on FPGA[J]. Sensors and Microsystems,2017, 36(7):96-99.DOI:10.13873/J.1000-9787(2017)07-0096-04. (in Chinese)
[7]
孟园, 李孟委, 张鹏. 某飞行器同步数据采集存储系统设计[J]. 电子设计工程, 2022, 30(20):44-50,55.DOI:10.14022/j. issn1674-236.2022.20.009.
MENG Y, LI M W, ZHANG P. Design of a synchronous data acquisition and storage system for a certain aircraft[J]. Electronic Design Engineering, 2022, 30(20):44-50,55.DOI:10.14022/j. issn1674-236.2022.20.009. (in Chinese)
[8]
陈一新. 基于USB+LVDS的FPGA远程测试系统[J]. 电子测试, 2009(4):73-76, 85.DOI:10.3969/j.issn.1000-8519.2009. 04.017.
CHEN Y X. FPGA Remote Testing System Based on USB+LVDS[J]. Electronic Testing, 2009(4):73-76, 85.DOI:10.3969/j.issn.1000-8519.2009 04.017. (in Chinese)
[9]
杨旗, 吴剑, 韩永贵. 基于FPGA和USB的多通道心内电信号采集系统[J]. 中国医药导刊, 2015(z1):49-54.DOI:10.3969/ j.issn.1009-0959.2015.z1.012.
YANG Q, WU J, HAN Y G. A multi-channel intracardiac signal acquisition system based on FPGA and USB[J]. Chinese Medical Journal, 2015(z1):49-54.DOI:10.3969/j. issn.1009-0959.2015.z1.012. (in Chinese)
[10]
周治良, 刘俊, 张斌照. 基于FPGA及FLASH的数据采集存储系统设计[J]. 微计算机信息, 2007, 23(7):91-92,71.DOI:10.3 969/j.issn.1008-570.2007.07.039.
ZHOU ZH L, LIU J, ZHANG B ZH. Design of Data Acquisition and Storage System Based on FPGA and FLASH[J]. Microcomputer Information, 2007, 23(7):91-92,71.DOI:10.3 969/j.issn.1008-570.2007.07.039. (in Chinese)
[11]
沈伟. 基于达芬奇平台的视频记录器设计与实现[D]. 长沙: 湖南大学, 2018.
SHEN W. Design and Implementation of a Video Recorder Based on the da Vinci Platform[D]. Changsha: Hunan University, 2018. (in Chinese)
[12]
贾刘彬, 赵冬青, 纪长松, 等. 基于FPGA的双流水线高速存储方法[J]. 仪表技术与传感器, 2017(3):98-101, 105.DOI:10. 3969/j.issn.1002-841.2017.03.025.
JIA L B, ZHAO D Q, JI CH S, et al. Dual stream waterline high-speed storage method based on FPGA[J]. Instrument Technology and Sensors, 2017(3):98-101, 105.DOI:10 3969/j.issn.1002-841.2017.03.025. (in Chinese)
[13]
张袁志. 多任务航空数据采集系统[J]. 科技传播, 2017, 9(12):70-72.
ZHANG Y ZH. Multi task Aviation Data Acquisition System[J]. Science and Technology Communication, 2017, 9(12):70-72. (in Chinese)
[14]
李林. 基于FPGA的千兆以太网传输系统设计和实现[J]. 南方农机, 2023, 54(4):30-35.DOI:10.3969/j.issn.1672-872.2023.04.010.
LI L. Design and Implementation of Gigabit Ethernet Transmission System Based on FPGA[J]. Southern Agricultural Machinery, 2023, 54(4):30-35.DOI:10.3969/j.issn.1672-872,2023.04.010. (in Chinese)
[15]
任勇峰, 尚辰阳. FPGA千兆以太网接口的IP核设计[J]. 单片机与嵌入式系统应用, 2022, 22(11):49-53.
REN Y F, SHANG CH Y. Design of IP Core for FPGA Gigabit Ethernet Interface[J]. Application of Microcontrollers and Embedded Systems, 2022, 22(11):49-53. (in Chinese)
[16]
谢孟洲. 高帧数字图像采集与传输系统的研究[D]. 成都: 电子科技大学, 2020.
XIE M ZH. Research on High Frame Digital Image Acquisition and Transmission System[D]. Chengdu: University of Electronic Science and Technology of China, 2020. (in Chinese)

基金

山西省自然科学基金(20210302123026)

编辑: 薛士然
PDF(2879 KB)

Accesses

Citation

Detail

段落导航
相关文章

/