基于DDR4 SDRAM的FPGA帧缓存模块设计与实现*
蔡雅珊
Design and Implementation of a DDR SDRAM-based FPGA Frame Buffer Module
. .  DOI: 10.20193/j.ices2097-4191.2025.0144