应用于低功耗模/数转换器的低电源电压时间域比较器

蓝宏健; 杨建行; 王霖伟; 李振; 周荣; 刘术彬

doi:10.20193/j.ices2097-4191.2023.0007

PDF(3279 KB)

集成电路与嵌入式系统 ›› 2024, Vol. 24 ›› Issue (8) : 7-13. DOI: 10.20193/j.ices2097-4191.2023.0007

研究论文

应用于低功耗模/数转换器的低电源电压时间域比较器

作者信息 +

Low supply voltage time-domain comparators for low power analog-to-digital converters

Author information +

文章历史 +

摘要

针对传统逐次逼近型模/数转换器(Successive Approximation Analog-to-Digital Converter,SAR ADC)中的电压域比较器存在延迟大、功耗高等问题,本文设计了一款应用于SAR ADC的低功耗时间域比较器。该比较器通过引入高增益的时间放大器(Time Amplifier, TA)成功实现了相位积累速度的指数级增加,有效减小了输入信号相位脱离鉴相器的“死区”所需的振荡周期数,缩短了比较延迟,优化了比较的速度和功耗。该比较器基于65 nm CMOS工艺进行设计,在0.4 V电源电压下功耗仅5.24 nW,失调电压为5.99 mV。

Abstract

To address issues of large delay and high power consumption in the Successive Approximation Analog-to-Digital Converter (SAR ADC) voltage-domain comparator,a-low-power-time-domain-comparator is designed in this paper.By introducing a high-gain Time Amplifier (TA),the comparator achieved an exponential increase in phase accumulation speed.This effectively reducing the number of oscillation cycles required for the input signal phase to exit the "dead zone" of the phase discriminator,thereby shortening the comparison delay and optimizing the speed and power consumption.The comparator is designed based on a 65 nm CMOS process and consumes only 5.24 nW at 0.4 V supply voltage and 5.99 mV offset voltage.

导出引用

蓝宏健, 杨建行, 王霖伟, 等. 应用于低功耗模/数转换器的低电源电压时间域比较器[J]. 集成电路与嵌入式系统. 2024, 24(8): 7-13 https://doi.org/10.20193/j.ices2097-4191.2023.0007

LAN Hongjian, YANG Jianhang, WANG Linwei, et al. Low supply voltage time-domain comparators for low power analog-to-digital converters[J]. Integrated Circuits and Embedded Systems. 2024, 24(8): 7-13 https://doi.org/10.20193/j.ices2097-4191.2023.0007

中图分类号： TN43 (半导体集成电路(固体电路))

参考文献

列表( 原文顺序 | 文献年度倒序 | 文中引用次数倒序 ) 可视化分析

[1]	S K LEE, S J PARK, H J PARK, et al. A 21 fJ/Conversion-Step 100 kS/s 10-bit ADC With a Low-Noise Time-Domain Comparator for Low-Power Sensor Interface[J]. IEEE Journal of Solid-State Circuits, 2011, 46(3):651-659. 本文引用 [2]

[2]	潘梓忱, 姚剑敏, 严群. 可穿戴脑电监测系统的低功耗逐次逼近型模数转换器设计[J]. 仪表技术, 2023(6):5-8,42. PAN Z CH, YAO J M, YAN Q. Low power successive approximation analog-to-digital converter design for wearable EEG monitoring systems[J]. Instrument Technology, 2023(6):5-8,42 (in Chinese). 本文引用 [1]

[3]	朱桂林, 刘博, 李恺, 等. 一种用于SAR-ADC的低失调低功耗动态比较器[J]. 电子器件, 2023, 46(5):1180-1185. ZHU G L, LIU B, LI K, et al. A Low Loss Tune Low Power Dynamic Comparator for SAR-ADC[J]. Electronic Devices, 2023, 46(5):1180-1185 (in Chinese). 本文引用 [1]

[4]	X ZHONG, B WANG, A BERMAK. A reconfigurable time-domain comparator for multi-sensing applications[C]// 2015 IEEE International Symposium on Circuits and Systems (ISCAS),Lisbon,Portugal, 2015:349-352. 本文引用 [1]

[5]	A AGNES, E BONIZZONI, P MALCOVATI, et al. A 9.4-ENOB 1V 3.8μW 100kS/s SAR ADC with Time-Domain Comparator[C]// 2008 IEEE International Solid-State Circuits Conference - Digest of Technical Papers,San Francisco,CA,USA, 2008:246-610. 本文引用 [1]

[6]	J JIN, Y GAO, E SáNCHEZ-SINENCIO. An Energy-Efficient Time-Domain Asynchronous 2 b/Step SAR ADC With a Hybrid R-2R/C-3C DAC Structure[J]. IEEE Journal of Solid-State Circuits, 2014, 49(6):1383-1396. 本文引用 [1]

[7]	J G KANG, M G JEONG, J PARK, et al. A 10MHz time-domain-controlled current-mode buck converter with 8.5% to 93% switching duty cycle[C]// 2018 IEEE International Solid-State Circuits Conference - (ISSCC),San Francisco,CA,USA, 2018:424-426. 本文引用 [1]

[8]	Y KIM, C YOO. A 100-kS/s 8.3-ENOB 1.7 μW Time-Domain Analog-to-Digital Converter[J]. IEEE Transactions on Circuits and Systems II:Express Briefs, 2014, 61(6):408-412. 本文引用 [1]

[9]	X YANG, Y ZHOU, M ZHAO, et al. A 0.9V 12-bit 200kS/s 1.07μW SAR ADC with ladder-based reconfigurable time-domain comparator[C]// 2014 IEEE 57th International Midwest Symposium on Circuits and Systems (MWSCAS),College StationTX,USA, 2014: 105-108. 本文引用 [1]

[10]	L QIU, C YANG, K WANG, et al. A High-Speed 2-bit/Cycle SAR ADC With Time-Domain Quantization[J]. IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 2018, 26(10):2175-2179. 本文引用 [1]

[11]	R FIORELLI, M DELGADO-RESTITUTO, Á RODRíGUEZ-VáZQUEZ. Offset-Calibration With Time-Domain Comparators Using Inversion-Mode Varactors[J]. IEEE Transactions on Circuits and Systems II:Express Briefs, 2020, 67(1):47-51. 本文引用 [1]

[12]	S ROUT, S BABAYAN-MASHHADI, W A SERDIJN. A Subthreshold Source-Coupled Logic based Time-Domain Comparator for SAR ADC based Cardiac Front-Ends[C]// 2019 IEEE Asia Pacific Conference on Circuits and Systems (APCCAS),Bangkok,Thailand, 2019:17-20. 本文引用 [1]