基于Gm-TIA架构的100 Gb/s SerDes接收前端设计

刘书涛; 邵磊

doi:10.20193/j.ices2097-4191.2025.0098

PDF(20980 KB)

集成电路与嵌入式系统 ›› 2026, Vol. 26 ›› Issue (2) : 63-70. DOI: 10.20193/j.ices2097-4191.2025.0098

第九届全国大学生集成电路创新创业大赛优秀作品专刊

基于Gm-TIA架构的100 Gb/s SerDes接收前端设计

刘书涛 ^* ,
邵磊

作者信息 +

Design of 100 Gb/s SerDes receiver front-end based on Gm-TIA

LIU Shutao ^* ,
SHAO Lei

Author information +

文章历史 +

摘要

设计了一种用于高速SerDes接收机的模拟前端电路,针对不同信道损耗,采用Gm-TIA架构实现了连续可调的连续时间线性均衡器(CTLE)和可变增益放大器(VGA)。CTLE在奈奎斯特频率处提供2.2~12.5 dB可调峰值增益,VGA增益范围为-8~3.5 dB,可灵活适配多种信道特性。电路通过互补跨导结构实现电流复用,提升跨导与能效;利用T型电感与ESD、PAD等寄生参数协同设计,实现宽带阻抗匹配;采用电感峰化与可调MOS电阻以拓展带宽、实现增益连续调节。基于65 nm CMOS工艺完成设计,后仿真结果表明,该前端在25 GHz奈奎斯特频率处可实现1.1~11.5 dB峰值增益,支持100 Gb/s PAM4信号传输,在1.2 V电源电压下功耗为12.83 mW。

Abstract

This paper presents an analog front-end circuit for high-speed SerDes receivers, designed to address varying channel losses. Utilizing a transconductance-transimpedance (Gm-TIA) architecture, the circuit implements a continuous-time linear equalizer (CTLE) with a tunable peaking gain of 2.2~12.5 dB at the Nyquist frequency and a variable gain amplifier (VGA) with a gain range of -8~3.5 dB, offering flexibility for different channel characteristics. A complementary transconductance stage is employed to achieve current reuse, enhancing transconductance and power efficiency. A T-coil structure is designed to achieve broadband impedance matching, considering parasitics from ESD, pads, and AC-coupling. Inductive peaking and tunable MOS resistors are adopted to extend bandwidth and enable continuous gain tuning. Fabricated in a 65 nm CMOS process, post-layout simulations show that the front-end achieves a peaking gain of 1.1~11.5 dB at 25 GHz Nyquist frequency, supports 100 Gb/s PAM4 signal transmission, and consumes 12.83 mW under a 1.2 V supply.

导出引用

刘书涛, 邵磊. 基于Gm-TIA架构的100 Gb/s SerDes接收前端设计[J]. 集成电路与嵌入式系统. 2026, 26(2): 63-70 https://doi.org/10.20193/j.ices2097-4191.2025.0098

LIU Shutao, SHAO Lei. Design of 100 Gb/s SerDes receiver front-end based on Gm-TIA[J]. Integrated Circuits and Embedded Systems. 2026, 26(2): 63-70 https://doi.org/10.20193/j.ices2097-4191.2025.0098

中图分类号： TP872 (远距离控制和信号、远距离控制和信号系统)

参考文献

列表( 原文顺序 | 文献年度倒序 | 文中引用次数倒序 ) 可视化分析

[1]	D PFAFF. A 224 Gb/s 3 pJ/bit 40 dB Insertion Loss Transceiver in 3 nm FinFET CMOS[J]. IEEE Journal of Solid-State Circuits, 2025, 60(1):9-22. https://doi.org/10.1109/JSSC.2024.3466092 https://ieeexplore.ieee.org/document/10716779/ 本文引用 [1]

[2]	B YE. A 2.29-pJ/b 112-Gb/s Wireline Transceiver With RX Four-Tap FFE for Medium-Reach Applications in 28 nm CMOS[J]. IEEE Journal of Solid-State Circuits, 2023, 58(1):19-29. https://doi.org/10.1109/JSSC.2022.3223052 https://ieeexplore.ieee.org/document/9966330/ 本文引用 [1]

[3]

KIMURA

. A 28 Gb/s 560 mW Multi-Standard SerDes With Single-Stage Analog Front-End and 14-Tap Decision Feedback Equalizer in 28 nm CMOS[J]. IEEE Journal of Solid-State Circuits, 2014, 49(12):3091-3103.

https://doi.org/10.1109/JSSC.2014.2349974

https://ieeexplore.ieee.org/document/6894632

本文引用 [1]

[4]	K ZHENG, Y FRANS, K CHANG, et al. A 56 Gb/s 6 mW 300 um² inverter-based CTLE for short-reach PAM2 applications in 16 nm CMOS[C]// 2018 IEEE Custom Integrated Circuits Conference (CICC),San Diego,CA,USA, 2018:1-4. 本文引用 [1]

[5]

Y CHIU

, S

I LIU

. A 0.07 pJ/b/dB 36 Gb/s PAM-3 Receiver Using Inductor-Reused CTLE and One-Tap Loop-Unrolled DFE in 22 nm CMOS[J]. IEEE Transactions on Circuits and Systems I: Regular Papers, 2025, 72(4):1522-1532.

https://doi.org/10.1109/TCSI.2025.3536091

https://ieeexplore.ieee.org/document/10870575/

本文引用 [1]

[6]	A KHAIRI. A 1.41 pJ/b 224 Gb/s PAM4 6-bit ADC-Based SerDes Receiver With Hybrid AFE Capable of Supporting Long Reach Channels[J]. IEEE Journal of Solid-State Circuits, 2023, 58(1):8-18. https://doi.org/10.1109/JSSC.2022.3211475 https://ieeexplore.ieee.org/document/9930342/ 本文引用 [1]

[7]	E DEPAOLI. A 64 Gb/s Low-Power Transceiver for Short-Reach PAM-4 Electrical Links in 28-nm FDSOI CMOS[J]. IEEE Journal of Solid-State Circuits, 2019, 54(1):6-17. https://doi.org/10.1109/JSSC.2018.2873602 https://ieeexplore.ieee.org/document/8509612/ 本文引用 [1]

[8]	T SIM. A 28 Gb/s Single-Ended PAM-4 Receiver With T-Coil-Integrated Continuous-Time Linear Equalizer in 40 nm CMOS Technology[J]. IEEE Transactions on Circuits and Systems II: Express Briefs, 2024, 71(3):1012-1016. 本文引用 [2]

[9]	M PISATI. A 243 mW 1.25-56 Gb/s Continuous Range PAM-4 42.5 dB IL ADC/DAC-Based Transceiver in 7 nm FinFET[J]. IEEE Journal of Solid-State Circuits, 2020, 55(1):6-18. https://doi.org/10.1109/JSSC.4 https://ieeexplore.ieee.org/xpl/RecentIssue.jsp?punumber=4 本文引用 [1]

[10]	LI Z, TANG M, FAN T, et al. A 56 Gb/s PAM4 Receiver Analog Front-End With Fixed Peaking Frequency and Bandwidth in 40 nm CMOS[J]. IEEE Transactions on Circuits and Systems II: Express Briefs, 2021, 68(9): 3058-3062. 本文引用 [4]

[11]	RAZAVI B. Design of integrated circuits for optical communications[M]. New Jersey: Wiley, 2012. 本文引用 [1]

[12]

BALACHANDRAN

, Y

CHEN

, C

C BOON

. A 0.013 mm² 0.53 mW/Gb/s 32 Gb/s Hybrid Analog Equalizer Under 21 dB Channel Loss in 65 nm CMOS[J]. IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 2018, 26(3):599-603.

https://doi.org/10.1109/TVLSI.2017.2771429

http://ieeexplore.ieee.org/document/8119724/

本文引用 [2]

[13]	C T HUNG, Y P HUANG, W Z CHEN. A 40 Gb/s PAM-4 Receiver with 2-Tap DFE Based on Automatically Non-Even Level Tracking[C]// 2018 IEEE Asian Solid-State Circuits Conference (A-SSCC),Tainan,Taiwan, 2018:213-214. 本文引用 [2]