基于条件自回归Transformer的NBTI老化轨迹预测

秦豪斌, 王哲锐, 单书珊, 方利泉, 郑飞君

集成电路与嵌入式系统 ›› 2026, Vol. 26 ›› Issue (11) : 14-25.

PDF(12784 KB)
PDF(12784 KB)
集成电路与嵌入式系统 ›› 2026, Vol. 26 ›› Issue (11) : 14-25. DOI: 10.20193/j.ices2097-4191.2026.0082
HIPI ICTS 2026 集成电路测试技术专刊

基于条件自回归Transformer的NBTI老化轨迹预测

作者信息 +

Conditional autoregressive Transformer for NBTI aging trajectory prediction

Author information +
文章历史 +

摘要

随着CMOS工艺节点持续微缩,诸如负偏压温度不稳定性(NBTI)等老化效应日益显著,并已成为电路可靠性的关键影响因素,对集成电路因老化引起的性能退化进行精确预测,有助于降低现场失效的风险。一种具有前景的预测范式是持续采集芯片运行条件,包括供电电压、温度、信号占空比以及部分性能退化信息,据此构建机器学习模型,并利用历史退化观测数据预测未来的退化趋势。这一能力与硅生命周期管理(SLM)的目标高度契合,后者旨在监测、分析并优化芯片在整个运行寿命期间的性能。文中提出条件自回归Transformer(CAT),一种仅含解码器的序列预测模型,该模型以芯片运行环境及历史退化轨迹为条件,预测未来时间范围内的退化轨迹。CAT利用因果注意力机制捕获NBTI老化动态中固有的时间依赖性,从而基于部分传感器数据实现多步外推。实验结果表明,CAT能够实现精确的退化预测,为先进CMOS工艺下基于SLM的可靠性管理提供了一种实用解决方案。

Abstract

As CMOS technology nodes continue to scale down, aging effects such as Negative Bias Temperature Instability (NBTI) have become increasingly significant and have emerged as critical factors affecting circuit reliability. Accurate prediction of the aging-induced performance degradation in integrated circuits can mitigate the risk of in-field failures. A promising prediction paradigm involves the continuous collection of chip operating conditions, including supply voltage, temperature, signal duty cycle, and partial performance-degradation information, and constructing a machine-learning model that uses past degradation observations to forecast future degradation trends. Such a capability aligns closely with the objectives of Silicon Lifecycle Management (SLM), which seeks to monitor, analyze, and optimize chip performance throughout its operational lifetime. In this paper, we propose the Conditional Autoregressive Transformer (CAT), a decoder-only sequential prediction model that, conditioned on chip operating conditions and historical degradation traces, predicts the degradation trajectory over a future time horizon. CAT leverages causal attention mechanisms to capture the temporal dependencies inherent in NBTI aging dynamics, enabling multi-step extrapolation from partial sensor data. Experimental results demonstrate that CAT achieves accurate degradation forecasting, offering a practical solution for SLM-driven reliability management in advanced CMOS technologies.

关键词

NBTI / 电路可靠性 / 老化轨迹预测 / 芯片生命周期管理 / 序列预测 / 仅含解码器的Transformer

Key words

NBTI / circuit reliability / aging trajectory prediction / Silicon Lifecycle Management (SLM) / sequential prediction / decoder-only Transformer

引用本文

导出引用
秦豪斌, 王哲锐, 单书珊, 等. 基于条件自回归Transformer的NBTI老化轨迹预测[J]. 集成电路与嵌入式系统. 2026, 26(11): 14-25 https://doi.org/10.20193/j.ices2097-4191.2026.0082
Qin Haobin, Wang Zherui, Shan Shushan, et al. Conditional autoregressive Transformer for NBTI aging trajectory prediction[J]. Integrated Circuits and Embedded Systems. 2026, 26(11): 14-25 https://doi.org/10.20193/j.ices2097-4191.2026.0082
中图分类号: TN47 (大规模集成电路、超大规模集成电路)   

参考文献

[1]
M Baybutt. Improving digital system diagnostics through prognostic and health management (PHM) technology[J]. IEEE Trans. Instrum. Meas., 2009, 58(2):255-262.
[2]
Yang Z, Sun P, Yu Y, et al. Workload-aware failure prediction method for VLSI devices using an LUT-based approach[C]// Proc. IEEE Int. Instrum. Meas. Technol. Conf. (I2MTC), 2018:1-6.
[3]
M Agarwal, B C Paul, M Zhang, et al. Circuit failure prediction and its application to transistor aging[C]// Proc. IEEE VLSI Test Symp. (VTS), 2007:277-286.
[4]
S Shinde, S Jothibasu, M T Ghasr, et al. Wideband microwave reflectometry for rapid detection of dissimilar and aged ICs[J]. IEEE Trans. Instrum. Meas., 2017, 66(8):2156-2165.
[5]
A Tiwari, J Torrellas. Facelift: Hiding and slowing down aging in multicores[C]// Proc. 41st Annu. IEEE/ACM Int. Symp. Microarchitecture (MICRO), 2008:129-140.
[6]
N Karimi, K Huang. Prognosis of NBTI aging using a machine-learning scheme[C]// Proc. IEEE Int. Symp. Defect Fault Tolerance VLSI Nanotechnol. Syst. (DFT), 2016:7-10.
[7]
A Vijayan, A Koneru, S Kiamehr, et al. Finegrained aginginduced delay prediction based on the monitoring of run-time stress[J]. IEEE Trans. Comput.Aided Design Integr. Circuits Syst., 2018, 37(5):1064-1075.
[8]
Li W, Wang B, Liu J, et al. IGBT aging monitoring and remaining-lifetime prediction based on long short-term memory (LSTM) networks[J]. Microelectron. Rel., 2020, 114:113902.doi: 10.1016/j.microrel.2020.113902.
[9]
Bu A, Li X, Li Z, et al. Multiview graph learning for path-level aging-aware timing prediction[J]. Electronics, 2024, 13(17):3479.doi: 10.3390/electronics13173479.
As CMOS technology continues to scale down, the aging effect—known as negative bias temperature instability (NBTI)—has become increasingly prominent, gradually emerging as a key factor affecting device reliability. Accurate aging-aware static timing analysis (STA) at the early design phase is critical for establishing appropriate timing margins to ensure circuit reliability throughout the chip lifecycle. However, traditional aging-aware timing analysis methods, typically based on Simulation Program with Integrated Circuit Emphasis (SPICE) simulations or aging-aware timing libraries, struggle to balance prediction accuracy with computational cost. In this paper, we propose a multi-view graph learning framework for path-level aging-aware timing prediction, which combines the strengths of the spatial–temporal Transformer network (STTN) and graph attention network (GAT) models to extract the aging timing features of paths from both timing-sensitive and workload-sensitive perspectives. Experimental results demonstrate that our proposed framework achieves an average MAPE score of 3.96% and reduces the average MAPE by 5.8 times compared to FFNN and 2.2 times compared to PNA, while maintaining acceptable increases in processing time.
[10]
L Alrahis, J Knechtel, F Klemme, et al. GNN4REL: Graph neural networks for predicting circuit-reliability degradation[J]. IEEE Trans. Comput.Aided Design Integr. Circuits Syst., 2022, 41(11):3826-3837.doi: 10.1109/TCAD.2022.3197521.
[11]
Ye Y, Chen T, Gao Y, et al. Graph-learning-driven path-based timing-analysis results predictor from graph-based timing analysis[C]// Proc. Asia South Pacific Design Autom. Conf. (ASPDAC),Tokyo,Japan, 2023:547-552.doi: 10.1145/3566097.3567904.
[12]
A Radford, K Narasimhan, T Salimans, et al. Improving language understanding by generative pre-training[C]// OpenAI, Tech. Rep., 2018.
[13]
Liu J C, Mukhopadhyay S, Kundu A, et al. A Reliability Enhanced 5 nm CMOS Technology Featuring 5th Generation FinFET with Fully-Developed EUV and High Mobility Channel for Mobile SoC and High Performance Computing Application[C]// Proceedings of the 2020 IEEE International Electron Devices Meeting (IEDM), San Francisco,CA,USA,2020, IEEE: Piscataway,NJ,USA, 2020:9.2.1-9.2.4.
[14]
A Vaswani, N Shazeer, N Parmar, et al. Attention is all you need[J]. Adv. Neural Inf. Process. Syst. (NeurIPS), 2017, 30:5998-6008.
[15]
Gong W T, Li Y, Sun Y B, et al. Investigation of degradation and recovery characteristics of NBTI in 28 nm highk metal gate process[J]. Chinese Physics B, 2023, 32(12):128502.doi: 10.1088/16741056/ace034.
[16]
C Ndiaye. Étude de la fiabilité de type Negative Bias Temperature Instability (NBTI) et par porteurs chauds (HC) dans les filières CMOS 28 nm et 14 nm FDSOI[D]. Marseille: AixMarseille Univ.,2017.
[17]
C Amin, S Raja, I Keller. Wisdom of Aging: New STA Solution for Nonuniform Aging[C]// Proc. TAU Workshop, 2021.
[18]
F Brglez, D Bryan, K Kozminski. Combinational profiles of sequential benchmark circuits[C]// Proc. IEEE Int. Symp. Circuits and Systems (ISCAS), 1989:1929-1934.
[19]
S Bhardwaj, S Shroff, Y S Yang, et al. Predictive modeling of the NBTI effect for reliable design[C]// IEEE Custom Integr. Circuits Conf., 2006:189-192.
[20]
M A Alam. A comprehensive model for PMOS NBTI degradation: Recent progress[J]. Microelectronics Reliability, 2007, 47(6):853-862.
[21]
J H Stathis, S Zafar. The negative bias temperature instability in MOS devices: A review[J]. Microelectronics Reliability, 2006, 46(2-4):270-286.

责任编辑: 薛士然
PDF(12784 KB)

Accesses

Citation

Detail

段落导航
相关文章

/

〈 〉