Design of Gigabit Ethernet Interface IP Core Based on FPGA

Ren Yongfeng, Shang Chenyang

Integrated Circuits and Embedded Systems ›› 2022, Vol. 22 ›› Issue (11) : 49-53.

PDF(1403 KB)
PDF(1403 KB)
Integrated Circuits and Embedded Systems ›› 2022, Vol. 22 ›› Issue (11) : 49-53.
NEW PRODUCT & TECH

Design of Gigabit Ethernet Interface IP Core Based on FPGA

    {{javascript:window.custom_author_en_index=0;}}
  • {{article.zuoZhe_EN}}
Author information +
History +

HeighLight

{{article.keyPoints_en}}

Abstract

{{article.zhaiyao_en}}

Key words

QR code of this article

Cite this article

EndNote

Ris (Procite)

Bibtex

Download Citations
{{article.zuoZheEn_L}}. {{article.title_en}}[J]. {{journal.qiKanMingCheng_EN}}, 2022, 22(11): 49-53

References

Publishing order | Descend order by publishing year | Descend order by cited within

References

{{article.reference}}

Funding

RIGHTS & PERMISSIONS

{{article.copyrightStatement_en}}
{{article.copyrightLicense_en}}
PDF(1403 KB)

Accesses

Citation

Detail
Sections
Recommended

/

〈 〉