To meet the need of personalized talent training in Emerging Engineering Education, an experimental platform for moving object detection based on Python and embedded development board is designed. The platform combines advanced technologies such as edge computing, deep learning and image recognition to design experiment module. The experimental platform is configured based on the Linux system of the embedded development board. The moving target detection algorithms based on frame difference method, background subtraction and optical flow are developed using Python language. The deep learning algorithms are deployed based on Tencent ncnn computing framework to recognize the detected moving object. The platform enables students to choose different experimental projects and methods according to their interest in scientific research to improve the teaching effect.

High Definition Multimedia Interface (HDMI) technology is widely used in daily life.Therefore, the functional verification of the HDMI-CEC (Consumer Electronics Control) interface has become increasingly important. This paper designs and implements a verification platform for the HDMI-CEC interface based on the Universal Verification Methodology (UVM). The platform is capable of generating constrained random test excitations through its modular design, and the functional coverage and code cov-erage are used to evaluate the completeness of verification. The automated testing process and the coverage driven verification strategy of UVM are used in this paper, compared to traditional verification methods, significantly improving verification effi-ciency and accuracy. The core components of the verification platform are extended through UVM's standardized class library, ensuring the platform's reusability, scalability, and maintainability. The verification results show that the verification platform can effectively cover the various function points of the HDMI-CEC interface, so that the function coverage and code coverage are 100%, verify the validity and stability of the design. The research results of this paper provide an efficient and reliable solution for the verification of HDMI-CEC interface, offering significant engineering application value.

This paper proposes a spatial array-based processor core design where computing units communicate data via an interconnect bus and perform computations directly through local memory, eliminating the need for centralized register files. The processing results from local computing units are propagated to other units via a broadcast bus. This organization exhibits linear scalability, as the scale of computing units is not constrained by centralized components. It further incorporates flexible broadcast and reduction mechanisms that better align with algorithmic data communication patterns, facilitating efficient algorithm mapping and physical implementation. The processing element array implemented based on this design has high performance scalability, with a unit area performance of up to 1.4TOPS/mm2@INT8. It is suitable for large-scale deployment as a high computing power processor processing core.

With the development of semiconductor technology towards the deep sub-micron node, traditional synchronous circuits are facing increasing challenges in issues such as clock skew and high power consumption of the clock tree. Compared with traditional synchronous circuits, the asynchronous architecture, which uses a local handshake protocol to replace the global clock signal, is gradually becoming a new paradigm for high-performance computing chip design due to its modular design, lack of clock skew, and low-power consumption advantages.This paper focuses on the technological requirements for high-performance integrated circuit chips in future fields such as artificial intelligence and the Internet of Things. From the perspectives of the clock tree and the handshake protocol, it analyzes the limitations of synchronous circuits in large-scale integrated circuits, reviews the latest progress in asynchronous circuit technology, discusses the advantages and disadvantages of the handshake protocol in terms of operating speed, energy efficiency, and anti - interference, and prospects the next key research directions of asynchronous circuits.

Abstract:Aiming at the real-time performance degradation caused by frequent UART interrupts during high-volume data communication in embedded systems, this paper proposes a DMA driver optimization scheme for the FreeModbus protocol stack based on the GD32E230 microcontroller. By restructuring UART transmit/receive interrupt service routines and implementing DMA mechanisms, the solution significantly reduces UART interrupt frequency and CPU occupancy. Experimental results demonstrate that under 115200 baud rate, the interrupt triggers for 255-byte frame transmission decrease from 256 to 2 times, with a 99% reduction in CPU occupancy time. This optimization substantially alleviates system load, providing a cost-effective communication enhancement solution for resource-constrained embedded devices.

The demand for massive data processing such as artificial intelligence has greatly promoted the development of chiplet integration technology, which further puts forward technical requirements on FC-BGA substrates, including large size, low warpage, electrical performance and high reliability. The late-model glass core substrate has attracted extensive attention owing to its intrinsic low dielectric coefficient, high thermal stability and chemical inertness. This article overviews the history, characteristics, and present challenges of glass core substrate. It also provides a summary and prospect on the future application of glass core substrate in chiplet integration.

To improve the clock synchronization performance of the CT detector, a clock synchronization method based on a Time-to-Digital Converter (TDC) feedback mechanism and presents a complete prototype architecture of the synchronization system. For the first time, the TDC delay measurement technique based on carry chains is introduced into the clock synchronization scenario of CT detectors. A high-resolution delay measurement module is designed, incorporating multi-level comparators and high-precision delay elements to implement the timing scheduling logic. A finite state machine is employed to control the synchronization process, forming a closed-loop feedback synchronization mechanism. Simulation experiments demonstrate that in a complex scenario with 512 channels and a maximum transmission distance of 1.28 m, the system's synchronization precision can be stably maintained within 10 ps, improving by two orders of magnitude compared to traditional solutions. Even under conditions with interference-induced jitter, dynamic compensation can be applied to maintain the system's synchronization precision within 10 ps.

High-speed SerDes rates have progressed from 56Gbps to 112Gbps and beyond. Preserving signal integrity at these ultra-high speeds while balancing power consumption, reliability, flexibility, and cost-effectiveness is a hot topic in current research. The latest research progress in key technologies related to 112G SerDes is deeply explored from four aspects—transmitter, receiver, clock structure, and low-power techniques—based on the current mainstream architecture of analog-to-digital conversion and digital signal processing. This exploration is provided as a reference for research related to high-speed SerDes technology.