×
模态框(Modal)标题
在这里添加一些文本
Close
Close
Submit
Cancel
Confirm
×
模态框(Modal)标题
×
Home
About Journal
About Journal
Indexed in
Awards
Editorial Board
Guide for Authors
Browse
Current Issue
Just Accepted
Archive
Highlights
Topic
Most Viewed
Most Download
Most Cited
E-mail Alert
RSS
Subscribe
Download
Contact Us
Figure/Table detail
Design and research on a wide range insulation testing system based on FPGA
DENG Buyun, ZHAO Guowen, ZHANG Huixin
Integrated Circuits and Embedded Systems
, 2024, 24(
8
): 78-84. DOI:
10.20193/j.ices2097-4191.2023.0011
Fig. 14
Physical and test site
Other figure/table from this article
Fig. 1
Overall block diagram of insulation testing system
Fig. 2
Basic structure of passive double T-trap
Fig. 3
Structure diagram of T-trap circuit with feedback
Fig. 4
Series method test schematic
Fig. 5
Test module hardware design block diagram
Fig. 6
HWD2662 inverter circuit schematic
Fig. 7
Communication module schematic diagram
Fig. 8
Communication protocol format
Fig. 9
Capture data frame format
Fig. 10
Upper computer software UI interface
Fig. 11
Upper computer block diagram
Fig. 12
50 Hz trap multisim simulation model
Fig. 13
Trap baud diagram
Fig.15
Data read back by the host computer
Table 1
Resistance test results before and after filtering