×
模态框(Modal)标题
在这里添加一些文本
Close
Close
Submit
Cancel
Confirm
×
模态框(Modal)标题
×
Home
About Journal
About Journal
Indexed in
Awards
Editorial Board
Guide for Authors
Browse
Current Issue
Just Accepted
Archive
Highlights
Topic
Most Viewed
Most Download
Most Cited
E-mail Alert
RSS
Subscribe
Download
Contact Us
Figure/Table detail
SM4 algorithm FPGA implementation and optimization with agile development
NIE Huaihao, HAN Yueping, LI Kexin
Integrated Circuits and Embedded Systems
, 2024, 24(
7
): 80-84.
Fig. 4
General computational model of lock cycles
Other figure/table from this article
Fig. 1
SM4 algorithm structure diagram
Table 1
Function list
Table 2
Module list
Fig. 2
SM4 architecture
Fig. 3
Terminal calculation results
Fig. 5
32-stage pipeline structure
Fig. 6
Parallel processing architecture
Fig. 7
ROM structure
Fig. 8
Calculation results
Table 3
Results comparison
Fig. 9
FPGA verification