Timing Optimization Design of ASIC Chip Based on Buffer
Zhang, Xiang, Zhao, Qilin
. .  DOI: 10.20193/j.ices2097-4191.2024.0046