Design of an efficient Montgomery modular multiplier based on FPGA

YAN Zhen, HUANG Yicheng, MA Shicheng, WANG Xueyan

Integrated Circuits and Embedded Systems ›› 2025, Vol. 25 ›› Issue (4) : 1-9.

PDF(6807 KB)
PDF(6807 KB)
Integrated Circuits and Embedded Systems ›› 2025, Vol. 25 ›› Issue (4) : 1-9. DOI: 10.20193/j.ices2097-4191.2024.0086
Cover Articl

Design of an efficient Montgomery modular multiplier based on FPGA

    {{javascript:window.custom_author_en_index=0;}}
  • {{article.zuoZhe_EN}}
Author information +
History +

HeighLight

{{article.keyPoints_en}}

Abstract

{{article.zhaiyao_en}}

Key words

QR code of this article

Cite this article

EndNote

Ris (Procite)

Bibtex

Download Citations
{{article.zuoZheEn_L}}. {{article.title_en}}[J]. {{journal.qiKanMingCheng_EN}}, 2025, 25(4): 1-9 https://doi.org/10.20193/j.ices2097-4191.2024.0086

References

Publishing order | Descend order by publishing year | Descend order by cited within

References

{{article.reference}}

Funding

RIGHTS & PERMISSIONS

{{article.copyrightStatement_en}}
{{article.copyrightLicense_en}}
PDF(6807 KB)

Accesses

Citation

Detail
Sections
Recommended

/

〈 〉