Efficient and high-security FPGA configuration bit-stream cryptographic algorithm and implementation

ZHANG Yanlong, ZHOU Jing, TAI Yu, CAI Haiyang, WANG Shuo, XIAO Ke, ZHANG Xueting, DONG Han, DU Zhong

Integrated Circuits and Embedded Systems ›› 2025, Vol. 25 ›› Issue (6) : 48-57.

PDF(6351 KB)
PDF(6351 KB)
Integrated Circuits and Embedded Systems ›› 2025, Vol. 25 ›› Issue (6) : 48-57. DOI: 10.20193/j.ices2097-4191.2025.0022
Special Issue on FPGA Cutting-edge Technologies and Applied Research

Efficient and high-security FPGA configuration bit-stream cryptographic algorithm and implementation

    {{javascript:window.custom_author_en_index=0;}}
  • {{article.zuoZhe_EN}}
Author information +
History +

HeighLight

{{article.keyPoints_en}}

Abstract

{{article.zhaiyao_en}}

Key words

QR code of this article

Cite this article

EndNote

Ris (Procite)

Bibtex

Download Citations
{{article.zuoZheEn_L}}. {{article.title_en}}[J]. {{journal.qiKanMingCheng_EN}}, 2025, 25(6): 48-57 https://doi.org/10.20193/j.ices2097-4191.2025.0022

References

Publishing order | Descend order by publishing year | Descend order by cited within

References

{{article.reference}}

Funding

RIGHTS & PERMISSIONS

{{article.copyrightStatement_en}}
{{article.copyrightLicense_en}}
PDF(6351 KB)

Accesses

Citation

Detail
Sections
Recommended

/

〈 〉