Design of efficient Winograd convolution hardware and its quantization scheme

YAN Zheng, ZHANG Chenshuo, BAI Yichuan, DU Yuan, DU Li

Integrated Circuits and Embedded Systems ›› 2025, Vol. 25 ›› Issue (8) : 41-52.

PDF(14567 KB)
PDF(14567 KB)
Integrated Circuits and Embedded Systems ›› 2025, Vol. 25 ›› Issue (8) : 41-52. DOI: 10.20193/j.ices2097-4191.2025.0042
Special Issue of Emerging Computing Chip Design

Design of efficient Winograd convolution hardware and its quantization scheme

    {{javascript:window.custom_author_en_index=0;}}
  • {{article.zuoZhe_EN}}
Author information +
History +

HeighLight

{{article.keyPoints_en}}

Abstract

{{article.zhaiyao_en}}

Key words

QR code of this article

Cite this article

EndNote

Ris (Procite)

Bibtex

Download Citations
{{article.zuoZheEn_L}}. {{article.title_en}}[J]. {{journal.qiKanMingCheng_EN}}, 2025, 25(8): 41-52 https://doi.org/10.20193/j.ices2097-4191.2025.0042

References

Publishing order | Descend order by publishing year | Descend order by cited within

References

{{article.reference}}

Funding

RIGHTS & PERMISSIONS

{{article.copyrightStatement_en}}
{{article.copyrightLicense_en}}
PDF(14567 KB)

Accesses

Citation

Detail
Sections
Recommended

/

〈 〉