Design of logistics sorting robot based on domestic FPGA acceleration

LU Yuning, ZHANG He, YU Ming, REN Jiayun

Integrated Circuits and Embedded Systems ›› 2026, Vol. 26 ›› Issue (2) : 91-99.

PDF(5145 KB)
PDF(5145 KB)
Integrated Circuits and Embedded Systems ›› 2026, Vol. 26 ›› Issue (2) : 91-99. DOI: 10.20193/j.ices2097-4191.2025.0111
Special Issue of the 9th China College IC Competition

Design of logistics sorting robot based on domestic FPGA acceleration

Author information +
History +

Abstract

In response to the demand for high real-time motion control and multi-axis collaborative precision optimization in the intelligent development of warehouse logistics robots, a logistics sorting robot system based on domestic FPGA acceleration has been designed and implemented. The core of this system lies in hardware-level optimization of key algorithms: utilizing a customized ISP module to process and achieve sorting target recognition, combined with a hardware-accelerated CORDIC algorithm to efficiently complete inverse kinematics solution, ensuring accurate grasping by the robotic arm, employing a cascade PID algorithm integrated with Kalman filtering to generate high-precision multi-channel PWM signals, driving the mobile platform to deliver accurately. Additionally, the system integrates touchscreen human-computer interaction functions and a dual-arm collaborative handling strategy based on LoRa communication and ultrasonic ranging feedback. The experimental results show that the robotic arm's single operation cycle is optimized to 4 seconds, with a grasping accuracy rate of 90%, the mobile platform's positioning accuracy reaches the centimeter level, and the end-effector error of dual-arm collaborative handling is less than 0.5 cm. This design provides a low-cost, high-reliability domestic solution for the logistics sorting field.

Key words

logistics sorting robot / FPGA / image processing / inverse kinematics / Kalman filter / cascade PID algorithm / dual-arm collaborative handling

Cite this article

Download Citations
LU Yuning , ZHANG He , YU Ming , et al. Design of logistics sorting robot based on domestic FPGA acceleration[J]. Integrated Circuits and Embedded Systems. 2026, 26(2): 91-99 https://doi.org/10.20193/j.ices2097-4191.2025.0111

References

[1]
吴洪涛, 蒋天宇, 常天佐, 等. 中国机器人产业现状与创新发展趋势综述[J]. 机械制造与自动化, 2025, 54(1):1-6.
WU H T, JIANG T Y, CHANG T Z, et al. Overview of the Current Status and Innovative Development Trend of China's Robotics Industry[J]. Machinery Manufacturing and Automation, 2025, 54(1):1-6(in Chinese).
[2]
王成军, 韦志文, 严晨. 基于机器视觉技术的分拣机器人研究综述[J]. 科学技术与工程, 2022, 22(3):893-902.
WANG C J, WEI Z W, YAN C. Overview of sorting robots based on machine vision technology[J]. Science,Technology and Engineering, 2022, 22(3):893-902(in Chinese).
[3]
边樋锐, 张文志, 邓洁, 等. 分拣机器人的应用进展[J]. 工程机械, 2024, 55(11):209-214.
BIAN T R, ZHANG W Z, DENG J, et al. Application progress of sorting robots[J]. Engineering Machinery, 2024, 55(11):209-214(in Chinese).
[4]
袁伟钊. 多自由度机器人控制方法研究综述[J]. 中国信息界, 2024(9):45-48.
YUAN W Z. Overview of Control Methods for Multi-Degree-of-Freedom Robots[J]. China Information Industry, 2024(9):45-48(in Chinese).
[5]
李凯, 刘新妹, 殷俊龄, 等. FPGA的仿生机器人多路舵机控制器设计[J]. 单片机与嵌入式系统应用, 2021, 21(1):50-53,75.
LI K, LIU X M, YIN J L, et al. Design of multi-channel servo controller for bionic robot based on FPGA[J]. Microcontrollers and Embedded Systems, 2021, 21(1):50-53,75(in Chinese).
[6]
张欢, 王雅欣, 王爽, 等. 基于FPGA的工业机器人技术发展历史与现状[J]. 单片机与嵌入式系统应用, 2023, 23(10):31-35.
ZHANG H, WANG Y X, WANG S, et al. The develop- ment history and current status of industrial robot technology based on FPGA[J]. Microcontrollers and Embedded Systems, 2023, 23(10):31-35(in Chinese).
[7]
CHEN Z M. Application and optimization of fpga-based real-time motion control systems in robotics[C]// Proceedings of the 2024 International Conference on Electrical Engineering and Intelligent Control (EEIC 2024),October 11-13,2024. Hybrid, Singapore,Singapore: Institution of Engineering and Technology, 2024:481-486.
[8]
VAITHIANATHAN M, UDKAR S, ROY D, et al. FPGA design for multimodal sensor data fusion in autonomous robots[C]// Proceedings of the 5th International Conference on Sustainable Communication Networks and Application (ICSCNA 2024),December 11-13,2024. Theni,India: Institute of Electrical and Electronics Engineers Inc., 2024:237-242.
[9]
ZHANG D, JIANG S, ZHE L. The parallel solving method of robot kinematic equations based on FPGA[J]. Journal of Robotics, 2023, 2023(1):2426982.
[10]
WAN Z, YU B, LI T Y, et al. A survey of FPGA -based robotic computing[J]. IEEE Circuits and Systems Magazine, 2021, 21(2):48-74.
[11]
MACHADO F, NIETO R, FERNANDEZ-CONDE J, et al. Vision-based robotics using open FPGAs[J]. Microprocessors and Microsystems, 2023,103:104974.
[12]
刘宇祥, 陈枢茜, 罗嘉嘉, 等. 物流终端智能分拣机器人系统解决方案[J]. 信息电脑, 2025, 37(3):18-20.
LIU Y X, CHEN S X, LUO J J, et al. Solution for intel- ligent sorting robot system at logistics terminals[J]. Information and Computer, 2025, 37(3):18-20(in Chinese).
[13]
赵放之, 段升顺, 吴俊. 基于FPGA和机器视觉的多元特征模式水果分拣系统[J]. 电子器件, 2024, 47(1):248-254.
ZHAO F Z, DUAN S S, WU J. Fruit sorting system based on FPGA and machine vision with multiple feature patterns[J]. Electronic Devices, 2024, 47(1):248-254(in Chinese).
[14]
刘成涛, 李显鹏. 姿态检测及模糊PID算法的自平衡小车[J]. 单片机与嵌入式系统应用, 2019, 19(7):78-80,85.
LIU C T, LI X P. Self-balancing vehicle with attitude detection and fuzzy PID algorithm[J]. Microcontrollers and Embedded Systems, 2019, 19(7):78-80,85 (in Chinese).
[15]
左兆辉, 戴群雄, 王铮. 基于导航卫星的高精度授时技术[J]. 集成电路与嵌入式系统, 2024, 24(1):78-82.
Abstract
基于导航卫星授时长期稳定度高的特点,结合铷原子钟优良的短期稳定度和低漂移率特性,提出了一种高精度授时技术。以导航接收机1 PPS为基准对铷原子钟进行驯服,通过高精度时差测量、卡尔曼滤波、增量式PID算法3个关键技术对外提供高精度授时服务。验证结果表明,输出1 PPS相位稳定性达到±0.2 ns以内,驯服期间1 s稳定度达到3.76E-12
ZUO Z H, DAI Q X, WANG Z. High-precision timing technology based on navigation satellites[J]. Integrated Circuits and Embedded Systems, 2024, 24 (1): 78-82(in Chinese).

Based on the long-term stability of navigation satellite timing,combined with the excellent short-term stability and low drift rate of rubidium atomic clock,a high-precision timing technology is proposed.It tames the rubidium atomic clock based on 1 PPS of navigation receiver to provide high-precision timing service through three key technologies:precise clock difference measurement,Kalman filtering,and incremental PID algorithm.The verification results show that the phase stability of the output 1 PPS reaches within ±0.2 ns,the stability reaches 3.76E-12 at 1 s during taming.

[16]
宗少云, 朱锦添, 余韶伟, 等. 基于FPGA的智能仓储系统设计[J]. 数字通信世界, 2024(11):23-25.
ZONG S Y, ZHU J T, YU S W, et al. Design of intelli- gent storage system based on FPGA[J]. Digital Com- munication World, 2024(11):23-25(in Chinese).
PDF(5145 KB)

Accesses

Citation

Detail

Sections
Recommended

/