According to the requirements of high-speed digital printing,high performance and high concurrency,a digital printing system with high bandwidth and low delay is designed and implemented based on ZYNQ.The LwIP network is used to realize high-speed and stable TCP communication between host computer and main control module.Based on AXI4 transmission protocol,the timeliness and stability of data and instruction transmission between high-performance processor and main control module are improved.Through the design of calculation unit and its instructions,the work efficiency of the main control module is improved,the high concurrency control of all spray holes is realized.The experiment results show that the network transmission rate is always stable above 940 Mbps.The write memory rate of the processor is about 165 Mbps,and the read memory operation rate is about 113 Mbps.The transmission delay between processor and FPGA is less than 10 ns.The system can support the SUREjet-W160 nozzle to complete the real-time printing task at the speed of 2 m/s under the printing accuracy of 600 dpi.
Key words
digital inkjet printing /
ZYNQ /
heterogeneous computing
{{custom_sec.title}}
{{custom_sec.title}}
{{custom_sec.content}}
References
[1] 刘成芳.喷墨打印头市场现状及展望[J].中国印刷,2014(3):76-82.
[2] 林键,黄轶伦.面向喷墨打印机的高速数据处理系统[J].计算机工程,2010,36(23):271-273.
[3] 占红武.工业喷墨打印控制系统研究[D].杭州:浙江工业大学,2008.
[4] 张鹏.基于FPGA的压电喷墨打印控制系统设计[D].哈尔滨:哈尔滨工业大学,2019.
[5] 朱军,朱梦宇,史彩成.红外扫描成像预处理系统的SOC设计[J].小型微型计算机系统,2006,27(3):547-549.
[6] B Koppelmann,P Adelt,W Mueller,et al.RISC-V Extensions for Bit Manipulation Instructions[C]//2019 29th International Symposium on Power and Timing Modeling, Optimization and Simulation (PATMOS),2019:41-48.
[7] P S Babu,S Sivaraman,D N Sarma,et al.Evaluation of Bit Manipulation Instructions in Optimization of Size and Speed in RISC-V[C]//2021 34th International Conference on VLSI Design and 2021 20th International Conference on Embedded Systems (VLSID),2021:54-59.
[8] V Jain,A Sharma,E A Bezerra.Implementation and Extension of Bit Manipulation Instruction on RISC-V Architecture using FPGA[C]//2020 IEEE 9th International Conference on Communication Systems and Network Technologies (CSNT),2020:167-172.
[9] 邱菊.嵌入式网络存储系统的设计与实现[D].北京:北京邮电大学,2014.
[10] 周亮.一种基于FPGA平台的DMA图像缓存系统[P].江苏省:CN113791995A,2021-12-14.
[11] SHRIVASTAVASTAVA A,TOMAR G S,KALRA KK.Efficient Design and Performance Analysis for AMBA Bus Architecture Based System-on-Chip[C]//2010 International Conference on Computational Intelligence and Communication Networks.Bhopal:IEEE,2010:656-660.
PDF(1227 KB)
