Design of DDR4 High-speed Memory Module Based on FPGA

PDF(1361 KB)

Integrated Circuits and Embedded Systems ›› 2023, Vol. 23 ›› Issue (11) : 37-40.

TECHNOLOGY REVIEW

Design of DDR4 High-speed Memory Module Based on FPGA

Liu Shuai, Jiao Xinquan, Li Huijing

Author information +

History +

Abstract

In the paper,a storage module with higher transmission rate and larger bandwidth to meet higher data storage requirements is designed.The design uses Xilinx's UltraScale series of high-performance chips as the main control module of the FPGA,and then based on the original module design and external four DDR4 memory chips with a capacity of 1 GB,combined with the on-chip DDR4 control module to achieve read and write control of the memory,and instantiate the core design through the DDR4 SDRAM IP core integrated in the FPGA.The experiment results show that DDR4 can perform correct read and write operations at a system clock frequency of 300 MHz without data loss.It ensures the normal transmission of high-rate and large-bandwidth data,which proves that the mechanism has good reliability and applicability.

Key words

FPGA / DDR4 / XCKU060

Cite this article

EndNote

Ris (Procite)

Bibtex

Download Citations

Liu Shuai, Jiao Xinquan, Li Huijing. Design of DDR4 High-speed Memory Module Based on FPGA[J]. Integrated Circuits and Embedded Systems. 2023, 23(11): 37-40

References

[1] ZOU Xingqi,XU sheng,CHEN Xiaoming,et al.Breaking the von neumann bottleneck:architecture-level processing-in-memory technology[J].Science China(information sciences),2021,64(6):60-69.
[2] ZHENG J,YAN K,ZHANG Y,et al.Design and implementation of DDR4 SDRAM controller based on FPGA[C]//2018 2nd IEEE Advanced Information Management,Communicates,Electronic and Automation Control Conference,IEEE, 2018:421-424.
[3] 秦明伟,李元兵,姚远程.DDR3-SDRAM控制器设计及FPGA实现[J].自动化仪表,2016,37(8):5-7.
[4] 陈昊,乔凯,童业平.一种卫星通信的突发传输同步算法[J].电子学报,2023,51(4):907-913.
[5] 黄娇英,赵如豪,王琪,等.基于FPGA的DDR3 SDRAM控制器设计[J].现代电子技术,2022(45):68-74.
[6] Xilinx Inc.UltraScale Architecture-Based FPGAs Memory IP Product Guide,2022.
[7] 王红兵,强景,周珍龙.Xilinx MIG IP核的研究及大容量数据缓冲区的实现[J].电子产品世界,2016,23(8):43-46.
[8] 翁天恒,袁永春,周榕,等.基于FPGA的DDR4多通道控制器设计[J].电子测量技术,2022,45(12):148-155.
[9] 孙巍,韩梅,王超,等.Zynq-7000水声信号采集存储系统设计与实现[J].电子测量技术,2018,41(22):112-115.
[10] 李晋华,白鹏,卢光献.一种高速串行的FPGA间数据传输方法[J].电子设计工程,2019,27(6):147-151.
[11] 张彤,周芝梅,赵东艳,等.即时加速非对齐数据传输的dma设计方法[J].电子测量技术,2017,40(12):54-58.
[12] 孔庆亮.DDR4电路设计及布局布线分析[J].工业控制计算机,2020,33(1):128-129.