In order to meet the demand for high speed and reliable transmission of large-capacity data in telemetry system,a data transmission link optimization design based on FPGA and Serial RapidIO (SRIO) is proposed,the transmission link is in 4x mode,and the transmission rate is 2.5 Gb/s.In-depth analysis is carried out for the phenomenon that the link is abnormally trained to be in 1x mode during the testing process,which results in the data transmission abnormality,and a combination of power-on reset and software reset is adopted to optimize the transmission link.In-depth analysis of the phenomenon of abnormal data transmission caused by the link abnormally trained to 1x mode during the test,the transmission link is optimized by the combination of power-on reset and software reset,and the optimized link is verified to be stable in data transmission,and the data transmission rate of 1-channel SRIO can reach 585 MB/s without frame loss and BER phenomenon.The design has been successfully applied in telemetry system projects to achieve high-speed data stable transmission.
Key words
FPGA /
Serial RapidIO protocol /
SRIO IP core /
4x mode /
link abnormality
{{custom_sec.title}}
{{custom_sec.title}}
{{custom_sec.content}}
References
[1] 甄国涌,闫凯荣,张凯华.基于RS422+SRIO高速长线通信的设计与实现[J].国外电子测量技术,2022,41(11):180-187.
[2] 郭睿.面向高时延分辨率的无线信道仿真器的FPGA实现[D].北京:北京邮电大学,2019.
[3] 任勇峰,多卉枫,武慧军.基于FPGA的多通路SRIO数据传输设计[J].电子测量技术,2022,45(14):152-156.
[4] 李传超.基于FPGA+DSP架构的目标跟踪系统设计与实现[D].武汉:华中科技大学,2021.
[5] 辛云旭,文丰,张凯华.基于Serial RapidIO的远距离高速数据传输[J].电子测量技术,2021,44(21):125-132.
[6] 刘光祖,张强,仲雅莉.基于RapidIO协议的光纤通信系统设计与实现[J].电讯技术,2013,53(7):840-844.
[7] 辛云旭.基于ZYNQ的远距离高速数据传输系统的设计与实现[D].太原:中北大学,2022.
[8] 吕文强.基于FPGA SRIO的存储器地面测试台的设计与实现[D].太原:中北大学,2021.
[9] 杨志文.基于SRIO的数据记录装置的设计和实现[D].太原:中北大学,2019.
[10] 王才能,刘慧红,吴晋成.基于TMS320C6455的SRIO互连技术应用[J].通信技术,2019,52(7):1804-1810.
[11] 于东英,陈俊,康令州.基于国产FPGA的高速SRIO接口设计与实现[J].通信技术,2019,52(1):255-258.
PDF(1620 KB)
