To solve the problem of low speed of EMIF bus in traditional DSP+FPGA platform,a design using ZYNQ+FPGA hardware architecture is proposed,and Aurora high-speed serial bus is used to interconnect communication.By encoding the Aurora bus,the PS unit can read and write any register on the FPGA side and the data in RAM or FIFO in a software virtualization way.Compared with the traditional EMIF bus,the transmission rate is greatly improved,and the design has strong universality and portability.
Key words
virtual EMIF bus /
DSP /
ZYNQ /
FPGA
{{custom_sec.title}}
{{custom_sec.title}}
{{custom_sec.content}}
References
[1] 杨龙,李范鸣,刘士建.DSP EMIF与FPGA双口RAM高速通信实现[J].现代电子技术,2014,37(13):10-12.
[2] 韩枫,王志斌,王耀利,等.激光告警中 FPGA 与 DSP 的高速数据传输[J].科学技术与工程,2014,14(20):241-245.
[3] 朱耀国,秦冲,屈盼让.基于EMIF接口及CPLD的CAN接口设计和实现[J].航空计算技术,2019,49(6):92-95.
[4] 方冬,章国宝.基于EMIF接口的数据采集系统的设计[J].电子设计工程,2011,19(2):174-178.
[5] 钟达雄.基于多 DSP 的航迹规划系统硬件平台设计与实现[D].武汉:华中科技大学,2011.
[6] 李正轩,费树岷.基于Zynq-7000 FPGA的高速信号采集处理平台[J].单片机与嵌入式系统应用,2016(2):44-47.
[7] 曾爽,应骏,王健,等.基于ZYNQ的人脸检测的快速实现[J].电视技术,2015,39(15):144-147.
[8] 万垚,周咏.基于ZYNQ的视频处理平台框架设计[J].成都信息工程大学学报,2021,36(1):62-67.
PDF(956 KB)
