Anti-power Analysis Attack Design Based on RISC-V Randomization Process

PDF(1835 KB)

Integrated Circuits and Embedded Systems ›› 2023, Vol. 23 ›› Issue (7) : 3-7.

TOPICAL DISCUSS

Anti-power Analysis Attack Design Based on RISC-V Randomization Process

Bai Chuang¹, Xiao Mingsong¹, Tong Yuanman²

Author information +

History +

Abstract

In the paper,a method based on randomization to resist power analysis attacks is proposed.Three methods of randomization are adopted in this process:a virtual instruction similar to the previous real instruction is randomly generated and inserted during the execution of the instruction,so that the inserted random power consumption is similar to the real instruction of the previous instruction to avoid accurate power analysis.A random delay is inserted in the stage of instruction execution and write back to confuse instruction execution time to avoid accurate positioning.The system clock is disturbed by random switching of four different frequencies to confuse instantaneous power consumption.The CV32E40P is used to implement this method and the attack experiment is carried out by correlation power analysis attack.The results show that the highest correlation coefficient obtained is 0.139,which is 0.641 lower than that of the original processor.This method greatly improves the capability of the processor to resist power analysis attack.

Key words

CV32E40P / power analysis attack / RISC-V / correlation coefficient

Cite this article

EndNote

Ris (Procite)

Bibtex

Download Citations

Bai Chuang, Xiao Mingsong, Tong Yuanman. Anti-power Analysis Attack Design Based on RISC-V Randomization Process[J]. Integrated Circuits and Embedded Systems. 2023, 23(7): 3-7

References

[1] Kocher P,Jaffe J,Jun B.Differential power analysis.Advance in cryptology[C]//proc. annual international cryptology conf. santa barbara ca usa aug,1999.
[2] Schellenberg F,Gnad D R E,Moradi A,et al.An Inside Job:Remote Power Analysis Attacks on FPGAs[C]//2018 Design, Automation & Test in Europe Conference & Exhibition (DATE),2018.
[3] Duan X,Chen D,Fan X,et al.Research and Implementation on Power Analysis Attacks for Unbalanced Data[J].Security and Communication Networks,2020(3):1-10.
[4] 顾星远,谷大君,谢鑫君.一种软件级双轨逻辑的完整实现方案[J].通信技术,2013,46(4):1-4.
[5] PEI C.A method of masking SM4 and analysis against DPA attacks[J].Journal of Cryptologic Research,2016,3(1):79-90.
[6] He Z,Ao T,Wan M,et al.ERIST:An Efficient Randomized Instruction Insertion Technique to Counter Side-Channel Attacks[J].Iaeng International Journal of Computer Science,2016,43(1):65-71.
[7] Gaëtan Leplus,Olivier Savry,Lilian Bossuet.Insertion of random delay with context-aware dummy instructions generator in a RISC-V Processor[C]//2022 IEEE International Symposium on Hardware Oriented Security and Trust (HOST),2022.
[8] Durvaux F,Renauld M,Standaert F X,et al.Efficient removal of random delays from embedded software implementations using hidden markov models[C]//Smart Card Research and Advanced Application Conference. Springer,Berlin,Heidelberg,2012.
[9] 邬可可,周莹,孔令晶.功耗分析下的密码芯片设计规范研究[J].网络空间安全,2019,10(7):97-101.
[10] Ouladj M,Guillot P,Mokrane F.Chosen Message Strategy To Improve The Correlation Power Analysis[J].IET Information Security,2019,13(4).
[11] Ba A D,Hoang T T,Le A T,et al.Correlation Power Analysis Attack Resisted Cryptographic RISC-V SoC With Random Dynamic Frequency Scaling Countermeasure[J].IEEE Access,2021.
[12] 刘强,刘斌,卢世雄,等.抗功耗分析攻击的安全RISC-V处理器研究[J].天津大学学报,2021,54(8):868-874.