A 0.16 mm2 8×2.5 Gb/s clock-forwarding half-rate receiver with global de-skew in 180 nm CMOS

YANG Lihong, LI Shixin, HAN Chenxi, YUN Yueheng, LIU Shubin, ZHAO Xiaoteng, ZHU Zhangming

Integrated Circuits and Embedded Systems ›› 2024, Vol. 24 ›› Issue (4) : 1-9.

PDF(20006 KB)
PDF(20006 KB)
Integrated Circuits and Embedded Systems ›› 2024, Vol. 24 ›› Issue (4) : 1-9.
Cover Article

A 0.16 mm2 8×2.5 Gb/s clock-forwarding half-rate receiver with global de-skew in 180 nm CMOS

    {{javascript:window.custom_author_en_index=0;}}
  • {{article.zuoZhe_EN}}
Author information +
History +

HeighLight

{{article.keyPoints_en}}

Abstract

{{article.zhaiyao_en}}

Key words

QR code of this article

Cite this article

EndNote

Ris (Procite)

Bibtex

Download Citations
{{article.zuoZheEn_L}}. {{article.title_en}}[J]. {{journal.qiKanMingCheng_EN}}, 2024, 24(4): 1-9

References

Publishing order | Descend order by publishing year | Descend order by cited within

References

{{article.reference}}

Funding

RIGHTS & PERMISSIONS

{{article.copyrightStatement_en}}
{{article.copyrightLicense_en}}
PDF(20006 KB)

Accesses

Citation

Detail
Sections
Recommended

/

〈 〉