Heterogeneous train data exchange system based on FPGA+ARM

CHEN Xiaoqi, ZHANG Liyan, LIU Yang, LI Changxian

Integrated Circuits and Embedded Systems ›› 2024, Vol. 24 ›› Issue (5) : 60-64.

PDF(7476 KB)
PDF(7476 KB)
Integrated Circuits and Embedded Systems ›› 2024, Vol. 24 ›› Issue (5) : 60-64. DOI: 10.20193/j.ices2097-4191.2024.05.008
Research Paper

Heterogeneous train data exchange system based on FPGA+ARM

Author information +
History +

Abstract

This paper designs and realizes a data communication interface between the host and ARM based on FPGA is designed and implemented.The PCIe interface function for interacting with the host and the FMC interface function for interacting with ARM are implemented by FPGA.The transmission performance testing of PCIe and FMC interfaces,as well as the data loop testing between the host and ARM had been completed.The test results show that the overall system design requirements have been achieved,with the PCIe 1.0 interface speed reaching 820 MB/s.

Key words

FPGA / ARM / PCIe interface / FMC interface / STM32F7

Cite this article

Download Citations
CHEN Xiaoqi , ZHANG Liyan , LIU Yang , et al. Heterogeneous train data exchange system based on FPGA+ARM[J]. Integrated Circuits and Embedded Systems. 2024, 24(5): 60-64 https://doi.org/10.20193/j.ices2097-4191.2024.05.008

References

[1]
Electronic Railway Equipment-Train Communication Network (TCN)-Part 2-5:Ethernet Train Backbone IEC61375-2-5[S]. Geneva: International Electrotechnical Commission, 2014.
[2]
刘洋, 李常贤, 葛研军. 动车组列车动态编组初运行算法研究[J]. 大连交通大学学报, 2015, 36(6):6.
LIU Y, LI CH X, GE Y J. Research on Algorithm for Dynamic Formation and Initial Operation of High Speed Train[J]. Journal of Dalian Jiaotong University, 2015, 36(6):6. (in Chinese)
[3]
赵红卫, 朱广超, 黄根. MVB通信网卡的研制与开发[J]. 铁道机车车辆, 2009, 29(4):30-33.
ZHAO H W, ZHU G CH, HUANG G. Research and Development of MVB Communication Network Card[J]. Railway Rolling Stock, 2009, 29(4):30-33. (in Chinese)
[4]
李元轩, 高枫, 孔元, 等. 基于以太网的列车骨干网性能研究[J]. 铁道机车车辆, 2015, 35(6):11-14,18.
LI Y X, GAO F, KONG Y, et al. Performance Study of Train Backbone Network Based on Ethernet[J]. Railway Rolling Stock, 2015, 35(6):11-14,18. (in Chinese)
[5]
王齐. PCI Express体系结构导读[M]. 北京: 机械工业出版社, 2010.
WANG Q. Introduction to PCI Express Architecture[M]. Beijing: Machinery Industry Press, 2010. (in Chinese)
[6]
王之光, 高清运. 基于FPGA的PCIe总线接口的DMA控制器的设计[J]. 电子技术应用, 2018, 44(1):9-12.
WANG ZH G, GAO Q Y. Design of DMA Controller Based on FPGA PCIe Bus Interface[J]. Electronic Technology Applications, 2018, 44(1):9-12. (in Chinese)
[7]
许军, 李玉山, 贺占庄, 等. PCI-Express总线技术研究[J]. 计算机工程与科学, 2006(5):3.
XU J, LI Y SH, HE ZH ZH, et al. Research on PCI-Express Bus Technology[J]. Computer Engineering and Science, 2006(5):3. (in Chinese)
[8]
甄国涌, 苏慧思, 陈建军, 等. 基于FPGA的PCIe接口的数据传输设计与实现[J]. 国外电子测量技术, 2021(12):40.
ZHEN G Y, SU H S, CHEN J J, et al. Design and Implementation of Data Transmission Based on FPGA PCIe Interface[J]. Foreign Electronic Measurement Technology, 2021(12):40. (in Chinese)
[9]
任彦林. 基于FMC的数据采集及PXIe载板研制[D]. 哈尔滨: 哈尔滨工业大学, 2016.
REN Y L. Data Collection and PXIe Carrier Board Development Based on FMC[D]. Harbin: Harbin Institute of Technology, 2016. (in Chinese)
[10]
余壮志. 基于FPGA的多通道高频信号采集和存储研究[D]. 湘潭: 湘潭大学, 2015.
YU ZH ZH. Research on multi-channel high-frequency signal acquisition and storage based on FPGA[D]. Xiangtan: Xiangtan University, 2015. (in Chinese)
[11]
阳志林, 杨志军, 柯帮维, 等. 基于FPGA+ARM的位置双反馈数据采集装置设计[J]. 仪表技术与传感器, 2023(5):30-35.
YANG ZH L, YANG ZH J, KE B W, et al. Design of a Position Dual Feedback Data Acquisition Device Based on FPGA+ARM[J]. Instrument Technology and Sensors, 2023(5):30-35. (in Chinese)
[12]
秦臻, 张鑫泉. STM32的FSMC机制与NOR Flash的对接[J]. 现代信息科技, 2021(22):5.
QIN ZH, ZHANG X Q. The FSMC mechanism of STM32 and its integration with NOR Flash[J]. Modern Information Technology, 2021(22):5. (in Chinese)
PDF(7476 KB)

Accesses

Citation

Detail

Sections
Recommended

/