PDF(21888 KB)
Voltage enhancement and optimization of super junction MOS devices based on deep trench single epitaxial process
TIAN Jun, FU Zhen, ZHANG Quan, XIAO Chao, ZHANG Wenmin, WANG Yue
Integrated Circuits and Embedded Systems ›› 2024, Vol. 24 ›› Issue (6) : 46-54.
PDF(21888 KB)
PDF(21888 KB)
Voltage enhancement and optimization of super junction MOS devices based on deep trench single epitaxial process
In this paper,a mainstream technology for manufacturing super junction MOS (SJMOS) devices,namely the Deep Trench Single Epitaxial Process (DTSE),is introduced.And the flow and characteristics of DTSE are described in detail.Based on the charge balance principle of SJMOS,the variation of breakdown voltage (BV) under different P-pillar doping concentrations is analyzed,revealing the reasons for the low BV.A improvement solution is proposed,and its feasibility is demonstrated through the experimental verification.
super junction MOS / charge balance / deep trench / P pillar width adjustment / voltage withstand BV
| [1] |
包莉婷. 南方电网公司第四代充电桩产品在穗发布[J]. 新能源科技, 2022(7):32.
|
| [2] |
|
| [3] |
|
| [4] |
|
| [5] |
杨法明, 杨发顺, 张锗源, 等. 功率VDMOS器件的研究与发展[J]. 微纳电子技术, 2011, 48(10):8.
|
| [6] |
|
| [7] |
陈星弼. 超结器件[J]. 电力电子技术, 2008, 42(12):2-7.
|
| [8] |
雷海波, 肖胜安, 刘继全, 等. 超级结深沟槽填充工艺及其对器件性能的影响[J]. 固体电子学研究与进展, 2014, 34(3):5.
|
| [9] |
姚亮, 王飞, 肖胜安. 深沟槽填充超结的电荷平衡对器件性能的影响[J]. 固体电子学研究与进展, 2016(3):5.
|
/
| 〈 |
|
〉 |