Voltage enhancement and optimization of super junction MOS devices based on deep trench single epitaxial process

TIAN Jun, FU Zhen, ZHANG Quan, XIAO Chao, ZHANG Wenmin, WANG Yue

Integrated Circuits and Embedded Systems ›› 2024, Vol. 24 ›› Issue (6) : 46-54.

PDF(21888 KB)
PDF(21888 KB)
Integrated Circuits and Embedded Systems ›› 2024, Vol. 24 ›› Issue (6) : 46-54. DOI: 10.20193/j.ices2097-4191.2024.06.007
Research Paper

Voltage enhancement and optimization of super junction MOS devices based on deep trench single epitaxial process

Author information +
History +

Abstract

In this paper,a mainstream technology for manufacturing super junction MOS (SJMOS) devices,namely the Deep Trench Single Epitaxial Process (DTSE),is introduced.And the flow and characteristics of DTSE are described in detail.Based on the charge balance principle of SJMOS,the variation of breakdown voltage (BV) under different P-pillar doping concentrations is analyzed,revealing the reasons for the low BV.A improvement solution is proposed,and its feasibility is demonstrated through the experimental verification.

Key words

super junction MOS / charge balance / deep trench / P pillar width adjustment / voltage withstand BV

Cite this article

Download Citations
TIAN Jun , FU Zhen , ZHANG Quan , et al . Voltage enhancement and optimization of super junction MOS devices based on deep trench single epitaxial process[J]. Integrated Circuits and Embedded Systems. 2024, 24(6): 46-54 https://doi.org/10.20193/j.ices2097-4191.2024.06.007

References

[1]
包莉婷. 南方电网公司第四代充电桩产品在穗发布[J]. 新能源科技, 2022(7):32.
BAO L T. China Southern Power Grid Corporation's fourth generation charging station product released in Guangzhou[J]. New Energy Technology, 2022(7):32. (in Chinese)
[2]
KIM BUM JUNE, HONG YOUNG SUNG, SIM GWAN PIL, et al. Study on the Design of DC-DC Converter for Super Junction MOSFET Battery Charger of Electric Vehicles[J]. Journal of the Korean Institute of Electrical and Electronic Material Engineers, 2013, 26(8):587-590.
[3]
ZHANG YUHAO, UDREA FLORIN, WANG HAN. Multidimensional device architectures for efficient power electronics[J]. Nature Electronics, 2022, 5(11):723-734.
[4]
ZHANG BO, ZHANG WENTONG, QIAO MING, et al. Concept and design of super junction devices[J]. Journal of Semiconductors, 2018, 39(2):021001.
[5]
杨法明, 杨发顺, 张锗源, 等. 功率VDMOS器件的研究与发展[J]. 微纳电子技术, 2011, 48(10):8.
YANG F M, YANG F SH, ZHANG ZH Y, et al. Research and Development of Power VDMOS Devices[J]. Microelectronics and Nanoelectronics Technology, 2011, 48(10):8. (in Chinese)
[6]
F UDREA, G DEBOY, T FUJIHIRA. Superjunction Power Devices, History,Development,and Future Prospects[J]. IEEE Transactions on Electron Devices, 2017, 64(3):713-727.
[7]
陈星弼. 超结器件[J]. 电力电子技术, 2008, 42(12):2-7.
CHEN X B. Superjunction Devices[J]. Power Electronics Technology, 2008, 42(12):2-7. (in Chinese)
[8]
雷海波, 肖胜安, 刘继全, 等. 超级结深沟槽填充工艺及其对器件性能的影响[J]. 固体电子学研究与进展, 2014, 34(3):5.
LEI H B, XIAO SH AN, LIU J Q, et al. Super junctionbased on deep trench filling process and its impact on device performance[J]. Solid State Electronics Research and Progress, 2014, 34(3):5. (in Chinese)
[9]
姚亮, 王飞, 肖胜安. 深沟槽填充超结的电荷平衡对器件性能的影响[J]. 固体电子学研究与进展, 2016(3):5.
YAO L, WANG F, XIAO SH AN. The effect of charge balance based on deep trench filled superjunctions on device performance[J]. Research and Progress in Solid State Electronics, 2016(3):5. (in Chinese)
PDF(21888 KB)

Accesses

Citation

Detail

Sections
Recommended

/