基于FPGA的ESC芯片冗余通信接口设计

模态框（Modal）标题

在这里添加一些文本

模态框（Modal）标题

Home
About Journal
Editorial Board
Guide for Authors
Browse
Download
Editorial Policy
- Publication Ethics Statement
- Peer Review Policy
Contact Us
中文

FPGA-based Design of Redundant Communication Interface for ESC chip

李响, 刘晖, 董为轩, 成元庆

. . DOI: 10.20193/j.ices2097-4191.2025.0150

京ICP备14021798号-2
Copyright © Integrated Circuits and Embedded Systems
Address: Room 8F, Weishi Building, No.39, XueYuan Road, Haidian District, Beijing, P.R.China P.C. : 100191
Tel: 010-82317978　
E-mail: jices@buaa.edu.cn
Total visitors: 　 Visitors of today: 　 Now online:
Supported by: Beijing Magtech Co. Ltd