×
模态框（Modal）标题
在这里添加一些文本
Close
Close
Submit
Cancel
Confirm
×
模态框（Modal）标题
×
Home
About Journal
Editorial Board
Guide for Authors
Browse
Current Issue
Just Accepted
Archive
Highlights
Topic
Most Viewed
Most Download
Most Cited
Download
Editorial Policy
Publication Ethics Statement
Peer Review Policy
Contact Us
中文
A Width- Modulated Asynchronous Serial Communication Protocol with High Clock Tolerance
胡毓聪, 张磊, 王志东, 崔浩林
. . DOI: 10.20193/j.ices2097-4191.2026.0021
