UWB radar has high range resolution and strong anti-jamming capability because UWB radar has a large bandwidth.As a key component of UWB radar system,digital acquisition system requires a high sampling rate to acquire UWB signals.In the paper,a high-speed digital acquisition system is designed with the structure of high-performance FPGA and ultra-high sampling rate ADC to achieve two-channel 8 bits 9.4 Gsps signal sampling.The ENOB of the system is better than 5.4 bits,and the SFDR is better than 50 dB.The performance meets the design requirements and has good engineering application value.
Key words
high-speed digital acquisition /
FPGA /
ADC12DJ5200RF /
UWB
{{custom_sec.title}}
{{custom_sec.title}}
{{custom_sec.content}}
References
[1] 张直中.合成孔径雷达遥感技术及其应用[J].火控雷达技术,2000(1):1-7,39.
[2] 孙涛,陶溢,何明利,等.车载超宽带雷达发展现状与趋势[J].电子信息对抗技术,2020,35(4):18-22.
[3] 章勇勤,艾勇,邓德祥,等.基于FPGA的超高速数据采集与处理系统[J].数据采集与处理,2009,24(2):238-242.
[4] 林钱强,唐鹏飞,陈曾平.宽带雷达中频直接采样与高速存储系统设计与实现[J].雷达学报,2012,1(3):283-291.
[5] 刘敏.基于Virtex6的高速串行数据采集与传输[J].单片机与嵌入式系统应用,2016,16(2):70-73.
[6] 刘鸣.多通道Gsps级高速数据采集卡设计[D].合肥:中国科学技术大学,2019.
[7] 陈岚.双通道6.4GSPS高速数据采集模块设计与实现[D].成都:电子科技大学,2021.
[8] 雷雯,栗敬雨.基于四路ADC芯片交替采样的宽带信号采集系统设计[J].电子科技,2021,34(9):30-35.
[9] Saheb Hakim,Haider Syed. Scalable high speed serial interface for data converters:Using the JESD204B industry standard[C]//2014 9th International Design and Test Symposium (IDT).Algeries, Algeria:IEEE,2014:6-11.
[10] Li Xue,Liu Ying.Efficient Implementation of the Data Link Layer at the Receiver of JESD204B[C]//2019 International Conference on Intelligent Computing, Automation and Systems (ICICAS).Chongqing,China:IEEE, 2019:918-922.
[11] Xilinx.JESD204 v7.2 LogiCORE IP Product Guide,2017.
PDF(1316 KB)
