The high-performance processors containing SRIO interfaces have been widely used in aerospace communication systems,so the verification of SRIO high-speed interface functionality and performance is the key to system design,and the design of a reliable and complete verification platform is crucial to the prototype verification of the chip SRIO controller.Based on the understanding of RapidIO protocol,this paper builds Synopsys SRIO controller+Xilinx Transceivers Wizard core FPGA prototype verification platform to complete the verification of SRIO protocol and function.The test results show that the proposed FPGA prototyping platform provides an efficient means of functional verification for SRIO verification design in chip design.
Key words
SRIO /
Synopsys IP /
FPGA /
DSP /
FT6678
{{custom_sec.title}}
{{custom_sec.title}}
{{custom_sec.content}}
References
[1] 刘云晶,刘梦影.一种32位MCU的FPGA验证平台[J].电子与封装,2020,20(1).
[2] 李小波,唐志敏,李文.面向异构多核处理器的FPGA验证[J].计算机研究与发展,2021(12):2684-2695.
[3] 徐玉杰,任玉明,张楠.一种基于SRIO总线的接口模块设计与实现[J].无线互联科技,2022,19(6):3.
[4] 邓豹.RapidIO交换互连与配置管理研究[J].航空计算技术,2014(2):124-127.
[5] 刘娟,田泽,黎小玉,等.一种SoC芯片中PCIe接口的FPGA平台验证[J].数字通信世界,2020(4):2.
[6] 丁岩,王一鸣.基于Xilinx UltraScale+VU9P FPGA的SoC原型验证系统研究[J].微处理机,2022(4):43.
[7] Mendes E,Baron S,Soos C,et al.Achieving Picosecond-Level Phase Stability in Timing Distribution Systems With Xilinx Ultrascale Transceivers[J].IEEE Transactions on Nuclear Science,2020(99):1.
[8] 汪安民,韩道文,徐焱.多核DSP和FPGA之间的高速SRIO通信[J].单片机与嵌入式系统应用,2017,17(2):4.
[9] 朱新忠,王冠雄,韦杰,等.一种基于Serial RapidIO标准协议的高速交换技术[J].航天标准化,2020(2):4.