×
模态框(Modal)标题
在这里添加一些文本
Close
Close
Submit
Cancel
Confirm
×
模态框(Modal)标题
×
Home
About Journal
Editorial Board
Guide for Authors
Browse
Current Issue
Just Accepted
Archive
Highlights
Topic
Most Viewed
Most Download
Most Cited
Download
Editorial Policy
Publication Ethics Statement
Peer Review Policy
Contact Us
中文
Research on Hardware Logic Architecture of High Speed SoC for Conversion Between Binary Square Matrix and Binary Vector
曾俊, 李晓莹, 石亿懿, 杨兴, 郑嘉媛, 刘裔文, 张海鹏
. . DOI: 10.20193/j.ices2097-4191.2026.0126