R2-Layout: known-defect-driven layout retrieval for manufacturing yield analysis
Jiao Tiansheng, Liu Xianshan, Chen Ye, Zheng Feijun
Integrated Circuits and Embedded Systems . 2026, (11): 62 -70 .  DOI: 10.20193/j.ices2097-4191.2026.0089